<module name="EVE3_EDMA_TPCC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EDMA_TPCC_PID" acronym="EDMA_TPCC_PID" offset="0x0" width="32" description="Peripheral ID Register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI internal data" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CCCFG" acronym="EDMA_TPCC_CCCFG" offset="0x4" width="32" description="CC Configuration Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="MPEXIST" width="1" begin="25" end="25" resetval="0x1" description="Memory Protection Existence" range="" rwaccess="R">
      <bitenum value="0" id="No_mMemory_protection" token="MPEXIST_0" description="No mMemory protection"/>
      <bitenum value="1" id="MMemory_Protection_logic_included." token="MPEXIST_1" description="MMemory Protection logic included."/>
    </bitfield>
    <bitfield id="CHMAPEXIST" width="1" begin="24" end="24" resetval="0x1" description="Channel Mapping Existence" range="" rwaccess="R">
      <bitenum value="0" id="No_Channel_mapping." token="CHMAPEXIST_0" description="No Channel mapping."/>
      <bitenum value="1" id="Channel_mapping_logic_included." token="CHMAPEXIST_1" description="Channel mapping logic included."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="NUMREGN" width="2" begin="21" end="20" resetval="0x3" description="Number of MP and Shadow regions" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="NUMTC" width="3" begin="18" end="16" resetval="0x1" description="Number of Queues/Number of TCs" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="NUMPAENTRY" width="3" begin="14" end="12" resetval="0x3" description="Number of PaRAM entries" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="NUMINTCH" width="3" begin="10" end="8" resetval="0x4" description="Number of Interrupt Channels" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="NUMQDMACH" width="3" begin="6" end="4" resetval="0x4" description="Number of QDMA Channels" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R return 0's"/>
    <bitfield id="NUMDMACH" width="3" begin="2" end="0" resetval="0x5" description="Number of DMA Channels" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CLKGDIS" acronym="EDMA_TPCC_CLKGDIS" offset="0xFC" width="32" description="Auto Clock Gate Disable">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKGDIS" width="1" begin="0" end="0" resetval="0x0" description="Auto Clock Gate Disable" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_0" acronym="EDMA_TPCC_DCHMAPN_m_0" offset="0x100" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_1" acronym="EDMA_TPCC_DCHMAPN_m_1" offset="0x104" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_2" acronym="EDMA_TPCC_DCHMAPN_m_2" offset="0x108" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_3" acronym="EDMA_TPCC_DCHMAPN_m_3" offset="0x10C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_4" acronym="EDMA_TPCC_DCHMAPN_m_4" offset="0x110" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_5" acronym="EDMA_TPCC_DCHMAPN_m_5" offset="0x114" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_6" acronym="EDMA_TPCC_DCHMAPN_m_6" offset="0x118" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_7" acronym="EDMA_TPCC_DCHMAPN_m_7" offset="0x11C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_8" acronym="EDMA_TPCC_DCHMAPN_m_8" offset="0x120" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_9" acronym="EDMA_TPCC_DCHMAPN_m_9" offset="0x124" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_10" acronym="EDMA_TPCC_DCHMAPN_m_10" offset="0x128" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_11" acronym="EDMA_TPCC_DCHMAPN_m_11" offset="0x12C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_12" acronym="EDMA_TPCC_DCHMAPN_m_12" offset="0x130" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_13" acronym="EDMA_TPCC_DCHMAPN_m_13" offset="0x134" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_14" acronym="EDMA_TPCC_DCHMAPN_m_14" offset="0x138" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_15" acronym="EDMA_TPCC_DCHMAPN_m_15" offset="0x13C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_16" acronym="EDMA_TPCC_DCHMAPN_m_16" offset="0x140" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_17" acronym="EDMA_TPCC_DCHMAPN_m_17" offset="0x144" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_18" acronym="EDMA_TPCC_DCHMAPN_m_18" offset="0x148" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_19" acronym="EDMA_TPCC_DCHMAPN_m_19" offset="0x14C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_20" acronym="EDMA_TPCC_DCHMAPN_m_20" offset="0x150" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_21" acronym="EDMA_TPCC_DCHMAPN_m_21" offset="0x154" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_22" acronym="EDMA_TPCC_DCHMAPN_m_22" offset="0x158" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_23" acronym="EDMA_TPCC_DCHMAPN_m_23" offset="0x15C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_24" acronym="EDMA_TPCC_DCHMAPN_m_24" offset="0x160" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_25" acronym="EDMA_TPCC_DCHMAPN_m_25" offset="0x164" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_26" acronym="EDMA_TPCC_DCHMAPN_m_26" offset="0x168" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_27" acronym="EDMA_TPCC_DCHMAPN_m_27" offset="0x16C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_28" acronym="EDMA_TPCC_DCHMAPN_m_28" offset="0x170" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_29" acronym="EDMA_TPCC_DCHMAPN_m_29" offset="0x174" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_30" acronym="EDMA_TPCC_DCHMAPN_m_30" offset="0x178" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_31" acronym="EDMA_TPCC_DCHMAPN_m_31" offset="0x17C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_32" acronym="EDMA_TPCC_DCHMAPN_m_32" offset="0x180" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_33" acronym="EDMA_TPCC_DCHMAPN_m_33" offset="0x184" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_34" acronym="EDMA_TPCC_DCHMAPN_m_34" offset="0x188" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_35" acronym="EDMA_TPCC_DCHMAPN_m_35" offset="0x18C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_36" acronym="EDMA_TPCC_DCHMAPN_m_36" offset="0x190" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_37" acronym="EDMA_TPCC_DCHMAPN_m_37" offset="0x194" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_38" acronym="EDMA_TPCC_DCHMAPN_m_38" offset="0x198" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_39" acronym="EDMA_TPCC_DCHMAPN_m_39" offset="0x19C" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_40" acronym="EDMA_TPCC_DCHMAPN_m_40" offset="0x1A0" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_41" acronym="EDMA_TPCC_DCHMAPN_m_41" offset="0x1A4" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_42" acronym="EDMA_TPCC_DCHMAPN_m_42" offset="0x1A8" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_43" acronym="EDMA_TPCC_DCHMAPN_m_43" offset="0x1AC" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_44" acronym="EDMA_TPCC_DCHMAPN_m_44" offset="0x1B0" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_45" acronym="EDMA_TPCC_DCHMAPN_m_45" offset="0x1B4" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_46" acronym="EDMA_TPCC_DCHMAPN_m_46" offset="0x1B8" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_47" acronym="EDMA_TPCC_DCHMAPN_m_47" offset="0x1BC" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_48" acronym="EDMA_TPCC_DCHMAPN_m_48" offset="0x1C0" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_49" acronym="EDMA_TPCC_DCHMAPN_m_49" offset="0x1C4" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_50" acronym="EDMA_TPCC_DCHMAPN_m_50" offset="0x1C8" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_51" acronym="EDMA_TPCC_DCHMAPN_m_51" offset="0x1CC" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_52" acronym="EDMA_TPCC_DCHMAPN_m_52" offset="0x1D0" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_53" acronym="EDMA_TPCC_DCHMAPN_m_53" offset="0x1D4" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_54" acronym="EDMA_TPCC_DCHMAPN_m_54" offset="0x1D8" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_55" acronym="EDMA_TPCC_DCHMAPN_m_55" offset="0x1DC" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_56" acronym="EDMA_TPCC_DCHMAPN_m_56" offset="0x1E0" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_57" acronym="EDMA_TPCC_DCHMAPN_m_57" offset="0x1E4" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_58" acronym="EDMA_TPCC_DCHMAPN_m_58" offset="0x1E8" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_59" acronym="EDMA_TPCC_DCHMAPN_m_59" offset="0x1EC" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_60" acronym="EDMA_TPCC_DCHMAPN_m_60" offset="0x1F0" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_61" acronym="EDMA_TPCC_DCHMAPN_m_61" offset="0x1F4" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_62" acronym="EDMA_TPCC_DCHMAPN_m_62" offset="0x1F8" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DCHMAPN_m_63" acronym="EDMA_TPCC_DCHMAPN_m_63" offset="0x1FC" width="32" description="DMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for DMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QCHMAPN_j_0" acronym="EDMA_TPCC_QCHMAPN_j_0" offset="0x200" width="32" description="QDMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for QDMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QCHMAPN_j_1" acronym="EDMA_TPCC_QCHMAPN_j_1" offset="0x204" width="32" description="QDMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for QDMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QCHMAPN_j_2" acronym="EDMA_TPCC_QCHMAPN_j_2" offset="0x208" width="32" description="QDMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for QDMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QCHMAPN_j_3" acronym="EDMA_TPCC_QCHMAPN_j_3" offset="0x20C" width="32" description="QDMA Channel N Mapping Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="PaRAM Entry number for QDMA Channel N." range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="TRWORD points to the specific trigger word of the PaRAM Entry defined by PAENTRY. A write to the trigger word results in a QDMA Event being recognized." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_0" acronym="EDMA_TPCC_DMAQNUMN_k_0" offset="0x240" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_1" acronym="EDMA_TPCC_DMAQNUMN_k_1" offset="0x244" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_2" acronym="EDMA_TPCC_DMAQNUMN_k_2" offset="0x248" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_3" acronym="EDMA_TPCC_DMAQNUMN_k_3" offset="0x24C" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_4" acronym="EDMA_TPCC_DMAQNUMN_k_4" offset="0x250" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_5" acronym="EDMA_TPCC_DMAQNUMN_k_5" offset="0x254" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_6" acronym="EDMA_TPCC_DMAQNUMN_k_6" offset="0x258" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DMAQNUMN_k_7" acronym="EDMA_TPCC_DMAQNUMN_k_7" offset="0x25C" width="32" description="DMA Queue Number Register n Contains the Event queue number to be used for the corresponding DMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="DMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="DMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="DMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="DMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="DMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="DMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="DMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="DMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QDMAQNUM" acronym="EDMA_TPCC_QDMAQNUM" offset="0x260" width="32" description="QDMA Queue Number Register Contains the Event queue number to be used for the corresponding QDMA Channel.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="QDMA Queue Number for event #7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="QDMA Queue Number for event #6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="QDMA Queue Number for event #5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="QDMA Queue Number for event #4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="QDMA Queue Number for event #3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="QDMA Queue Number for event #2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="QDMA Queue Number for event #1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="QDMA Queue Number for event #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QUETCMAP" acronym="EDMA_TPCC_QUETCMAP" offset="0x280" width="32" description="Queue to TC Mapping">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCNUMQ1" width="3" begin="6" end="4" resetval="0x1" description="TC Number for Queue N: Defines the TC number that Event Queue N TRs are written to." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCNUMQ0" width="3" begin="2" end="0" resetval="0x0" description="TC Number for Queue N: Defines the TC number that Event Queue N TRs are written to." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QUEPRI" acronym="EDMA_TPCC_QUEPRI" offset="0x284" width="32" description="Queue Priority">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0x0" description="Priority Level for Queue 1 Dictates the priority level used for the OPTIONS field programmation for Qn TRs. Sets the priority used for TC read and write commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0x0" description="Priority Level for Queue 0 Dictates the priority level used for the OPTIONS field programmation for Qn TRs. Sets the priority used for TC read and write commands." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_EMR" acronym="EDMA_TPCC_EMR" offset="0x300" width="32" description="Event Missed Register: The Event Missed register is set if 2 events are received without the first event being cleared or if a Null TR is serviced. Chained events (CER), Set Events (ESR), and normal events (ER) are treated individually. If any bit in the EMR register is set (and all errors (including / ) were previously clear), then an error will be signaled with TPCC error interrupt.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event Missed #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event Missed #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event Missed #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event Missed #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event Missed #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event Missed #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event Missed #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event Missed #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event Missed #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event Missed #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event Missed #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event Missed #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event Missed #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event Missed #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event Missed #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event Missed #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event Missed #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event Missed #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event Missed #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event Missed #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event Missed #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event Missed #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event Missed #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event Missed #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EMRH" acronym="EDMA_TPCC_EMRH" offset="0x304" width="32" description="Event Missed Register (High Part): The Event Missed register is set if 2 events are received without the first event being cleared or if a Null TR is serviced. Chained events (CER), Set Events (ESR), and normal events (ER) are treated individually. If any bit in the EMR register is set (and all errors (including / ) were previously clear), then an error will be signaled with TPCC error interrupt.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event Missed #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event Missed #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event Missed #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event Missed #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event Missed #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event Missed #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event Missed #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event Missed #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event Missed #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event Missed #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event Missed #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event Missed #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event Missed #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event Missed #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event Missed #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event Missed #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event Missed #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event Missed #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event Missed #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event Missed #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event Missed #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event Missed #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event Missed #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event Missed #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event Missed #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event Missed #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event Missed #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event Missed #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event Missed #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event Missed #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event Missed #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event Missed #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EMCR" acronym="EDMA_TPCC_EMCR" offset="0x308" width="32" description="Event Missed Clear Register: CPU write of '1' to the.En bit causes the .En bit to be cleared. CPU write of '0' has no effect.. All error bits must be cleared before additional error interrupts will be asserted by CC.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event Missed Clear #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event Missed Clear #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event Missed Clear #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event Missed Clear #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event Missed Clear #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event Missed Clear #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event Missed Clear #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event Missed Clear #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event Missed Clear #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event Missed Clear #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event Missed Clear #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event Missed Clear #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event Missed Clear #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event Missed Clear #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event Missed Clear #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event Missed Clear #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event Missed Clear #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event Missed Clear #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event Missed Clear #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event Missed Clear #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event Missed Clear #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event Missed Clear #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event Missed Clear #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event Missed Clear #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed Clear #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed Clear #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed Clear #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed Clear #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed Clear #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed Clear #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed Clear #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed Clear #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EMCRH" acronym="EDMA_TPCC_EMCRH" offset="0x30C" width="32" description="Event Missed Clear Register (High Part): CPU write of '1' to the.En bit causes the .En bit to be cleared. CPU write of '0' has no effect. All error bits must be cleared before additional error interrupts will be asserted by CC.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event Missed Clear #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event Missed Clear #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event Missed Clear #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event Missed Clear #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event Missed Clear #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event Missed Clear #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event Missed Clear #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event Missed Clear #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event Missed Clear #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event Missed Clear #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event Missed Clear #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event Missed Clear #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event Missed Clear #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event Missed Clear #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event Missed Clear #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event Missed Clear #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event Missed Clear #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event Missed Clear #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event Missed Clear #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event Missed Clear #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event Missed Clear #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event Missed Clear #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event Missed Clear #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event Missed Clear #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event Missed Clear #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event Missed Clear #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event Missed Clear #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event Missed Clear #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event Missed Clear #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event Missed Clear #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event Missed Clear #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event Missed Clear #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEMR" acronym="EDMA_TPCC_QEMR" offset="0x310" width="32" description="QDMA Event Missed Register: The QDMA Event Missed register is set if 2 QDMA events are detected without the first event being cleared or if a Null TR is serviced. If any bit in the register is set (and all errors (including / ) were previously clear), then an error will be signaled with TPCC error interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEMCR" acronym="EDMA_TPCC_QEMCR" offset="0x314" width="32" description="QDMA Event Missed Clear Register: CPU write of '1' to the.En bit causes the .En bit to be cleared. CPU write of '0' has no effect. All error bits must be cleared before additional error interrupts will be asserted by CC.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event Missed Clear #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event Missed Clear #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event Missed Clear #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event Missed Clear #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event Missed Clear #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event Missed Clear #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event Missed Clear #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event Missed Clear #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_CCERR" acronym="EDMA_TPCC_CCERR" offset="0x318" width="32" description="CC Error Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCERR" width="1" begin="16" end="16" resetval="0x0" description="Transfer Completion Code ErrorTCERR can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors were previously clear), then an error will be signaled with TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="TCERR_0" description="Total number of allowed TCCs outstanding has not been reached."/>
      <bitenum value="1" id="1" token="TCERR_1" description="Total number of allowed TCCs has been reached."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QTHRXCD7" width="1" begin="7" end="7" resetval="0x0" description="Queue Threshold Error for Q7QTHRXCD7 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD7_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD7_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD6" width="1" begin="6" end="6" resetval="0x0" description="Queue Threshold Error for Q6QTHRXCD6 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD6_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD6_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD5" width="1" begin="5" end="5" resetval="0x0" description="Queue Threshold Error for Q5QTHRXCD5 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD5_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD5_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD4" width="1" begin="4" end="4" resetval="0x0" description="Queue Threshold Error for Q4QTHRXCD4 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD4_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD4_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0x0" description="Queue Threshold Error for Q3QTHRXCD3 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD3_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD3_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0x0" description="Queue Threshold Error for Q2QTHRXCD2 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD2_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD2_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0x0" description="Queue Threshold Error for Q1QTHRXCD1 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD1_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD1_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
    <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0x0" description="Queue Threshold Error for Q0:QTHRXCD0 can be cleared by writing a '1' to corresponding bit in register. If any bit in the register is set (and all errors (including /) were previously clear), then an error will be signaled with the TPCC error interrupt. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="QTHRXCD0_0" description="Watermark/threshold has not been exceeded."/>
      <bitenum value="1" id="Watermark/threshold_has_been_exceeded." token="QTHRXCD0_1" description="Watermark/threshold has been exceeded."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_CCERRCLR" acronym="EDMA_TPCC_CCERRCLR" offset="0x31C" width="32" description="CC Error Clear Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCERR" width="1" begin="16" end="16" resetval="0x0" description="Clear Error forEDMA_TPCC_CCERR[16] TR.Write 0x1 to clear the value of[16] TCERR. . Write 0x0 have no affect. ." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QTHRXCD7" width="1" begin="7" end="7" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[7]QTHRXCD7Write 0x0 have no affect. . Write 0x1 to clear the values of QSTAT7.WM, QSTAT7.THRXCD,[7] QTHRXCD7 ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD6" width="1" begin="6" end="6" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[6] QTHRXCD6Write 0x0 have no affect. . Write 0x1 to clear the values of QSTAT6.WM, QSTAT6.THRXCD,[6]QTHRXCD6 ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD5" width="1" begin="5" end="5" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[5] QTHRXCD5Write 0x0 have no affect. . Write 0x1 to clear the values of QSTAT5.WM, QSTAT5.THRXCD,[5]QTHRXCD5 ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD4" width="1" begin="4" end="4" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[4] QTHRXCD4:Write 0x0 have no affect. . Write 0x1 to clear the values of QSTAT4.WM, QSTAT4.THRXCD,[4] QTHRXCD4 ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[3] QTHRXCD3Write 0x1 to clear the values of QSTAT3.WM, QSTAT3.THRXCD,[3] QTHRXCD3 . Write 0x0 have no affect. ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[2] QTHRXCD2Write 0x0 have no affect. . Write 0x1 to clear the values of QSTAT2.WM, QSTAT2.THRXCD,[2] QTHRXCD2 ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[1] QTHRXCD1Write 0x1 to clear the values of QSTAT1.WM, QSTAT1.THRXCD,[1] QTHRXCD1 . Write 0x0 have no affect. ." range="" rwaccess="W"/>
    <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0x0" description="Clear error forEDMA_TPCC_CCERR[0] QTHRXCD0Write 0x0 have no affect. . Write 0x1 to clear the values of QSTAT0.WM, QSTAT0.THRXCD,[0] QTHRXCD0 ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EEVAL" acronym="EDMA_TPCC_EEVAL" offset="0x320" width="32" description="Error Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Error Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SET bit causes the TPCC error interrupt to be pulsed regardless of state of/, , or . ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Error Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVAL bit causes the TPCC error interrupt to be pulsed if any errors have not been cleared in the/, , or registers. ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_0" acronym="EDMA_TPCC_QRAEN_k_0" offset="0x380" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_1" acronym="EDMA_TPCC_QRAEN_k_1" offset="0x384" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_2" acronym="EDMA_TPCC_QRAEN_k_2" offset="0x388" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_3" acronym="EDMA_TPCC_QRAEN_k_3" offset="0x38C" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_4" acronym="EDMA_TPCC_QRAEN_k_4" offset="0x390" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_5" acronym="EDMA_TPCC_QRAEN_k_5" offset="0x394" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_6" acronym="EDMA_TPCC_QRAEN_k_6" offset="0x398" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QRAEN_k_7" acronym="EDMA_TPCC_QRAEN_k_7" offset="0x39C" width="32" description="QDMA Region Access enable for bit N in Region M: En = 0 : Accesses via Region M address space to Bit N in any QDMA Channel Register are not allowed. Reads will return 'b0 on Bit N and writes will not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of the TPCC region M interrupt. En = 1 : Accesses via Region M address space to Bit N in any QDMA Channel Register are allowed. Reads will return the value from Bit N and writes will modify the state of bit N. Enabled interrupt bits for bit N do contribute to the generation of the TPCC region n interrupt.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="QDMA Region Access enable for Region M, bit #7" range="" rwaccess="RW"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="QDMA Region Access enable for Region M, bit #6" range="" rwaccess="RW"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="QDMA Region Access enable for Region M, bit #5" range="" rwaccess="RW"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="QDMA Region Access enable for Region M, bit #4" range="" rwaccess="RW"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="QDMA Region Access enable for Region M, bit #3" range="" rwaccess="RW"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="QDMA Region Access enable for Region M, bit #2" range="" rwaccess="RW"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="QDMA Region Access enable for Region M, bit #1" range="" rwaccess="RW"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="QDMA Region Access enable for Region M, bit #0" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QSTATN_i_0" acronym="EDMA_TPCC_QSTATN_i_0" offset="0x600" width="32" description="QSTATn Register Set">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R Returns 0's"/>
    <bitfield id="THRXCD" width="1" begin="24" end="24" resetval="0x0" description="Threshold ExceededTHRXCD is cleared via. WMCLRn bit. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="THRXCD_0" description="Threshold specified by QWMTHR(A|B).Qn has not been exceeded."/>
      <bitenum value="1" id="1" token="THRXCD_1" description="Threshold specified by QWMTHR(A|B).Qn has been exceeded."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R Returns 0's"/>
    <bitfield id="WM" width="5" begin="20" end="16" resetval="0x0" description="Watermark for Maximum Queue Usage: Watermark tracks the most entries that have been in QueueN since reset or since the last time that the watermark (WM) was cleared. QSTATn. WM is cleared via EDMA_TPCC_CCERR.WMCLRn bit. Legal values:" range="" rwaccess="R">
      <bitenum value="0" id="empty" token="WM_0" description="empty"/>
      <bitenum value="16" id="full" token="WM_16" description="full"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="Returns 0's"/>
    <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0x0" description="Number of Valid Entries in QueueN: Represents the total number of entries residing in the Queue Manager FIFO at a given instant. Always enabled. Legal values: = 0x0 (empty) to 0x10 (full)" range="" rwaccess="R">
      <bitenum value="0" id="empty" token="NUMVAL_0" description="empty"/>
      <bitenum value="16" id="full" token="NUMVAL_16" description="full"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="Returns 0's"/>
    <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0x0" description="Start Pointer: Represents the offset to the head entry of QueueN, in units of *entries*. Always enabled. Legal values:" range="" rwaccess="R">
      <bitenum value="0" id="0th_entry" token="STRTPTR_0" description="0th entry"/>
      <bitenum value="15" id="15th_entry" token="STRTPTR_15" description="15th entry"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_QSTATN_i_1" acronym="EDMA_TPCC_QSTATN_i_1" offset="0x604" width="32" description="QSTATn Register Set">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R Returns 0's"/>
    <bitfield id="THRXCD" width="1" begin="24" end="24" resetval="0x0" description="Threshold ExceededTHRXCD is cleared via. WMCLRn bit. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="THRXCD_0" description="Threshold specified by QWMTHR(A|B).Qn has not been exceeded."/>
      <bitenum value="1" id="1" token="THRXCD_1" description="Threshold specified by QWMTHR(A|B).Qn has been exceeded."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R Returns 0's"/>
    <bitfield id="WM" width="5" begin="20" end="16" resetval="0x0" description="Watermark for Maximum Queue Usage: Watermark tracks the most entries that have been in QueueN since reset or since the last time that the watermark (WM) was cleared. QSTATn. WM is cleared via EDMA_TPCC_CCERR.WMCLRn bit. Legal values:" range="" rwaccess="R">
      <bitenum value="0" id="empty" token="WM_0" description="empty"/>
      <bitenum value="16" id="full" token="WM_16" description="full"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="Returns 0's"/>
    <bitfield id="NUMVAL" width="5" begin="12" end="8" resetval="0x0" description="Number of Valid Entries in QueueN: Represents the total number of entries residing in the Queue Manager FIFO at a given instant. Always enabled. Legal values: = 0x0 (empty) to 0x10 (full)" range="" rwaccess="R">
      <bitenum value="0" id="empty" token="NUMVAL_0" description="empty"/>
      <bitenum value="16" id="full" token="NUMVAL_16" description="full"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="Returns 0's"/>
    <bitfield id="STRTPTR" width="4" begin="3" end="0" resetval="0x0" description="Start Pointer: Represents the offset to the head entry of QueueN, in units of *entries*. Always enabled. Legal values:" range="" rwaccess="R">
      <bitenum value="0" id="0th_entry" token="STRTPTR_0" description="0th entry"/>
      <bitenum value="15" id="15th_entry" token="STRTPTR_15" description="15th entry"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_QWMTHRA" acronym="EDMA_TPCC_QWMTHRA" offset="0x620" width="32" description="Queue Threshold A, for Q[3:0]:.QTHRXCDn and QSTATn[24] THRXCD error bit is set when the number of Events in QueueN at an instant in time (visible via QSTATn[12:8] NUMVAL) equals or exceeds the value specified by .Qn. Legal values = 0x0 (ever used?) to 0x10 (ever full?) A value of 0x11 disables threshold errors.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q3" width="5" begin="28" end="24" resetval="0x10" description="Queue Threshold for Q3 value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q2" width="5" begin="20" end="16" resetval="0x10" description="Queue Threshold for Q2 value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q1" width="5" begin="12" end="8" resetval="0x10" description="Queue Threshold for Q1 value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q0" width="5" begin="4" end="0" resetval="0x10" description="Queue Threshold for Q0 value" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_QWMTHRB" acronym="EDMA_TPCC_QWMTHRB" offset="0x624" width="32" description="Queue Threshold B, for Q[7:4]:.QTHRXCDn and QSTATn[24]THRXCD error bit is set when the number of Events in QueueN at an instant in time (visible via QSTATn[12:8] NUMVAL) equals or exceeds the value specified by QWMTHRB.Qn. Legal values = 0x0 (ever used?) to 0x10 (ever full?) A value of 0x11 disables threshold errors.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q7" width="5" begin="28" end="24" resetval="0x10" description="Queue Threshold for Q7 value (unused in the context of IVAHD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q6" width="5" begin="20" end="16" resetval="0x10" description="Queue Threshold for Q6 value (unused in the context of IVAHD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q5" width="5" begin="12" end="8" resetval="0x10" description="Queue Threshold for Q5 value (unused in the context of IVAHD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q4" width="5" begin="4" end="0" resetval="0x10" description="Queue Threshold for Q4 value (unused in the context of IVAHD)" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCSTAT" acronym="EDMA_TPCC_CCSTAT" offset="0x640" width="32" description="CC Status Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="reads return 0's" range="" rwaccess="R"/>
    <bitfield id="QUEACTV7" width="1" begin="23" end="23" resetval="0x0" description="Queue 7 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q7" token="QUEACTV7_0" description="No Evts are queued in Q7"/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q7." token="QUEACTV7_1" description="At least one TR is queued in Q7."/>
    </bitfield>
    <bitfield id="QUEACTV6" width="1" begin="22" end="22" resetval="0x0" description="Queue 6 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q6." token="QUEACTV6_0" description="No Evts are queued in Q6."/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q6." token="QUEACTV6_1" description="At least one TR is queued in Q6."/>
    </bitfield>
    <bitfield id="QUEACTV5" width="1" begin="21" end="21" resetval="0x0" description="Queue 5 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q5" token="QUEACTV5_0" description="No Evts are queued in Q5"/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q5." token="QUEACTV5_1" description="At least one TR is queued in Q5."/>
    </bitfield>
    <bitfield id="QUEACTV4" width="1" begin="20" end="20" resetval="0x0" description="Queue 4 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q4." token="QUEACTV4_0" description="No Evts are queued in Q4."/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q4." token="QUEACTV4_1" description="At least one TR is queued in Q4."/>
    </bitfield>
    <bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0x0" description="Queue 3 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q3." token="QUEACTV3_0" description="No Evts are queued in Q3."/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q3." token="QUEACTV3_1" description="At least one TR is queued in Q3."/>
    </bitfield>
    <bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0x0" description="Queue 2 Active QUEACTV2 = 0 : No Evts are queued in Q2. QUEACTV2 = 1 : At least one TR is queued in Q2." range="" rwaccess="R">
      <bitenum value="0" id="" token="QUEACTV2_0" description=""/>
      <bitenum value="1" id="" token="QUEACTV2_1" description=""/>
    </bitfield>
    <bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0x0" description="Queue 1 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q1." token="QUEACTV1_0" description="No Evts are queued in Q1."/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q1." token="QUEACTV1_1" description="At least one TR is queued in Q1."/>
    </bitfield>
    <bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0x0" description="Queue 0 Active" range="" rwaccess="R">
      <bitenum value="0" id="No_Evts_are_queued_in_Q0." token="QUEACTV0_0" description="No Evts are queued in Q0."/>
      <bitenum value="1" id="At_least_one_TR_is_queued_in_Q0." token="QUEACTV0_1" description="At least one TR is queued in Q0."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R reads return 0's"/>
    <bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0x0" description="Completion Request Active: Counter that tracks the total number of completion requests submitted to the TC. The counter increments when a TR is submitted with TCINTEN or TCCHEN set to '1'. The counter decrements for every valid completion code received from any of the external TCs. The CC will not service new TRs if COMPACTV count is already at the limit.... ." range="" rwaccess="R">
      <bitenum value="0" id="No_completion_requests_outstanding." token="COMPACTV_0" description="No completion requests outstanding."/>
      <bitenum value="1" id="1" token="COMPACTV_1" description="Total of '1' completion request outstanding."/>
      <bitenum value="63" id="63" token="COMPACTV_63" description="Total of 63 completion requests are outstanding. No additional TRs will be submitted until count is less than 63."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="reads return 0's" range="" rwaccess="R"/>
    <bitfield id="ACTV" width="1" begin="4" end="4" resetval="0x0" description="Channel Controller Active Channel Controller Active is a logical-OR of each of the *ACTV signals. The ACTV bit must remain high through the life of a:" range="" rwaccess="R">
      <bitenum value="0" id="Channel_is_idle." token="ACTV_0" description="Channel is idle."/>
      <bitenum value="1" id="Channel_is_busy." token="ACTV_1" description="Channel is busy."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="reads return 0's" range="" rwaccess="R"/>
    <bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0x0" description="Transfer Request Active TRACTV = 0 : Transfer Request processing/submission logic is inactive. TRACTV = 1 : Transfer Request processing/submission logic is active." range="" rwaccess="R">
      <bitenum value="0" id="" token="TRACTV_0" description=""/>
      <bitenum value="1" id="" token="TRACTV_1" description=""/>
    </bitfield>
    <bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0x0" description="QDMA Event Active" range="" rwaccess="R">
      <bitenum value="0" id="QDMA_CC._0" token="QEVTACTV_0" description="No enabled QDMA Events are active within the CC."/>
      <bitenum value="1" id="DMA_CC._1" token="QEVTACTV_1" description="At least one enabled DMA Event (, , , ) is active within the CC."/>
    </bitfield>
    <bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0x0" description="DMA Event Active" range="" rwaccess="R">
      <bitenum value="0" id="DMA_CC._0" token="EVTACTV_0" description="No enabled DMA Events are active within the CC."/>
      <bitenum value="1" id="DMA_CC._1" token="EVTACTV_1" description="At least one enabled DMA Event (, , , ) is active within the CC."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_AETCTL" acronym="EDMA_TPCC_AETCTL" offset="0x700" width="32" description="Advanced Event Trigger Control">
    <bitfield id="EN" width="1" begin="31" end="31" resetval="0x0" description="AET Enable" range="" rwaccess="RW">
      <bitenum value="0" id="AET_event_generation_is_disabled." token="EN_0" description="AET event generation is disabled."/>
      <bitenum value="1" id="AET_event_generation_is_enabled." token="EN_1" description="AET event generation is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENDINT" width="6" begin="13" end="8" resetval="0x0" description="AET End Interrupt: Dictates the completion interrupt number that will force the tpcc_aet signal to be deasserted (low)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="1" begin="6" end="6" resetval="0x0" description="AET Event Type" range="" rwaccess="RW">
      <bitenum value="0" id="STARTEVT_DMA_0" token="TYPE_0" description="Event specified by STARTEVT applies to DMA Events (set by, , or )"/>
      <bitenum value="1" id="STARTEVT_QDMA_1" token="TYPE_1" description="Event specified by STARTEVT applies to QDMA Events"/>
    </bitfield>
    <bitfield id="STRTEVT" width="6" begin="5" end="0" resetval="0x0" description="AET Start Event: Dictates the Event Number that will force the tpcc_aet signal to be asserted (high)" range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_AETSTAT" acronym="EDMA_TPCC_AETSTAT" offset="0x704" width="32" description="Advanced Event Trigger Stat">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="STAT" width="1" begin="0" end="0" resetval="0x0" description="AET Status" range="" rwaccess="R">
      <bitenum value="0" id="tpcc_aet_is_currently_low." token="STAT_0" description="tpcc_aet is currently low."/>
      <bitenum value="1" id="tpcc_aet_is_currently_high." token="STAT_1" description="tpcc_aet is currently high."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_AETCMD" acronym="EDMA_TPCC_AETCMD" offset="0x708" width="32" description="AET Command">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR" width="1" begin="0" end="0" resetval="0x0" description="AET Clear commandCPU writes 0x0 has no effect. . CPU writes 0x1 to the CLR bit causes the tpcc_aet output signal and[0]STAT register to be cleared. ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_MPFAR" acronym="EDMA_TPCC_MPFAR" offset="0x800" width="32" description="MMemory Protection Fault Address">
    <bitfield id="FADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address: 32-bit read-only status register containing the faulting address when a mMemory protection violation is detected. This register can only be cleared via theEDMA_TPCC_MPFCR." range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_MPFSR" acronym="EDMA_TPCC_MPFSR" offset="0x804" width="32" description="Memory Protection Fault Status Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R Returns 0"/>
    <bitfield id="FID" width="4" begin="12" end="9" resetval="0x0" description="Faulted ID: FID register contains valid info if any of the MP error bits (UXE, UWE, URE, SXE, SWE, SRE) are non-zero (i.e., if an error has been detected.) The FID field contains the VBus PrivID for the specific request/requestor that resulted in a MP Error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R Returns 0"/>
    <bitfield id="SRE" width="1" begin="5" end="5" resetval="0x0" description="Supervisor Read Error" range="" rwaccess="R">
      <bitenum value="0" id="No_error_detected." token="SRE_0" description="No error detected."/>
      <bitenum value="1" id="MP_SR_1" token="SRE_1" description="Supervisor level task attempted to Read from a MP Page without SR permissions."/>
    </bitfield>
    <bitfield id="SWE" width="1" begin="4" end="4" resetval="0x0" description="Supervisor Write Error" range="" rwaccess="R">
      <bitenum value="0" id="No_error_detected." token="SWE_0" description="No error detected."/>
      <bitenum value="1" id="MP_SW_1" token="SWE_1" description="Supervisor level task attempted to Write to a MP Page without SW permissions."/>
    </bitfield>
    <bitfield id="SXE" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute Error" range="" rwaccess="R">
      <bitenum value="0" id="No_error_detected." token="SXE_0" description="No error detected."/>
      <bitenum value="1" id="MP_SX_1" token="SXE_1" description="Supervisor level task attempted to Execute from a MP Page without SX permissions."/>
    </bitfield>
    <bitfield id="URE" width="1" begin="2" end="2" resetval="0x0" description="User Read Error" range="" rwaccess="R">
      <bitenum value="0" id="No_error_detected." token="URE_0" description="No error detected."/>
      <bitenum value="1" id="MP_UR_1" token="URE_1" description="User level task attempted to Read from a MP Page without UR permissions."/>
    </bitfield>
    <bitfield id="UWE" width="1" begin="1" end="1" resetval="0x0" description="User Write Error" range="" rwaccess="R">
      <bitenum value="0" id="No_error_detected." token="UWE_0" description="No error detected."/>
      <bitenum value="1" id="MP_UW_1" token="UWE_1" description="User level task attempted to Write to a MP Page without UW permissions."/>
    </bitfield>
    <bitfield id="UXE" width="1" begin="0" end="0" resetval="0x0" description="User Execute Error" range="" rwaccess="R">
      <bitenum value="0" id="No_error_detected" token="UXE_0" description="No error detected"/>
      <bitenum value="1" id="MP_UX_1" token="UXE_1" description="User level task attempted to Execute from a MP Page without UX permissions."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPFCR" acronym="EDMA_TPCC_MPFCR" offset="0x808" width="32" description="Memory Protection Fault Command Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0x0" description="Fault Clear register" range="" rwaccess="W">
      <bitenum value="0" id="has_no_effect" token="MPFCLR_0_w" description="has no effect"/>
      <bitenum value="1" id="MPFCLR_1" token="MPFCLR_1_w" description="to the MPFCLR bit causes any error conditions stored in and registers to be cleared."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAG" acronym="EDMA_TPCC_MPPAG" offset="0x80C" width="32" description="Memory Protection Page Attribute for Global registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR).0_0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR).0"/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID0_0" description="VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID0_1" description="VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="1" id="User_execute_accesses_are_allowed" token="UX_1" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_0" acronym="EDMA_TPCC_MPPAN_k_0" offset="0x810" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_1" acronym="EDMA_TPCC_MPPAN_k_1" offset="0x814" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_2" acronym="EDMA_TPCC_MPPAN_k_2" offset="0x818" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_3" acronym="EDMA_TPCC_MPPAN_k_3" offset="0x81C" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_4" acronym="EDMA_TPCC_MPPAN_k_4" offset="0x820" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_5" acronym="EDMA_TPCC_MPPAN_k_5" offset="0x824" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_6" acronym="EDMA_TPCC_MPPAN_k_6" offset="0x828" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_MPPAN_k_7" acronym="EDMA_TPCC_MPPAN_k_7" offset="0x82C" width="32" description="P Permission Attribute for DMA Region n">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5" width="1" begin="15" end="15" resetval="0x1" description="Allowed ID 5" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID5_0" description="VBus requests with PrivID == '5' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID5_1" description="VBus requests with PrivID == '5' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID4" width="1" begin="14" end="14" resetval="0x1" description="Allowed ID 4" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID4_0" description="VBus requests with PrivID == '4' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID4_1" description="VBus requests with PrivID == '4' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID3" width="1" begin="13" end="13" resetval="0x1" description="Allowed ID 3" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID3_0" description="VBus requests with PrivID == '3' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID3_1" description="VBus requests with PrivID == '3' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID2" width="1" begin="12" end="12" resetval="0x1" description="Allowed ID 2" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID2_0" description="VBus requests with PrivID == '2' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID2_1" description="VBus requests with PrivID == '2' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID1" width="1" begin="11" end="11" resetval="0x1" description="Allowed ID 1" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="AID1_0" description="VBus requests with PrivID == '1' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="AID1_1" description="VBus requests with PrivID == '1' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="AID0" width="1" begin="10" end="10" resetval="0x1" description="Allowed ID 0: AID0 = 0 : VBus requests with PrivID == '0' are not allowed regardless of permission settings (UW, UR, SW, SR). AID0 = 1 : VBus requests with PrivID == '0' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW">
      <bitenum value="0" id="" token="AID0_0" description=""/>
      <bitenum value="1" id="" token="AID0_1" description=""/>
    </bitfield>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID" range="" rwaccess="RW">
      <bitenum value="0" id="(UW,_UR,_SW,_SR)._0" token="EXT_0" description="VBus requests with PrivID = '6' are not allowed regardless of permission settings (UW, UR, SW, SR)."/>
      <bitenum value="1" id="(UW,_UR,_SW,_SR)._1" token="EXT_1" description="VBus requests with PrivID = '6' are permitted if access type is allowed as defined by permission settings (UW, UR, SW, SR)."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SR_0" description="Supervisor read accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SR_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SW_0" description="Supervisor write accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_write_accesses_are_allowed" token="SW_1" description="Supervisor write accesses are allowed"/>
    </bitfield>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SX_0" description="Supervisor execute accesses are not allowed"/>
      <bitenum value="1" id="Supervisor_execute_accesses_are_allowed" token="SX_1" description="Supervisor execute accesses are allowed"/>
    </bitfield>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User Read permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_read_accesses_are_not_allowed" token="UR_0" description="User read accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UR_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User Write permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_write_accesses_are_not_allowed" token="UW_0" description="User write accesses are not allowed"/>
      <bitenum value="1" id="User_write_accesses_are_allowed" token="UW_1" description="User write accesses are allowed"/>
    </bitfield>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User Execute permission" range="" rwaccess="RW">
      <bitenum value="0" id="User_execute_accesses_are_not_allowed" token="UX_0" description="User execute accesses are not allowed"/>
      <bitenum value="0" id="User_execute_accesses_are_allowed" token="UX_0" description="User execute accesses are allowed"/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_ER" acronym="EDMA_TPCC_ER" offset="0x1000" width="32" description="Event Register: If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH" acronym="EDMA_TPCC_ERH" offset="0x1004" width="32" description="Event Register (High Part): If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ECR" acronym="EDMA_TPCC_ECR" offset="0x1008" width="32" description="Event Clear Register: CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH" acronym="EDMA_TPCC_ECRH" offset="0x100C" width="32" description="Event Clear Register (High Part): CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR" acronym="EDMA_TPCC_ESR" offset="0x1010" width="32" description="Event Set Register: CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH" acronym="EDMA_TPCC_ESRH" offset="0x1014" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_CER" acronym="EDMA_TPCC_CER" offset="0x1018" width="32" description="Chained Event Register: If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH" acronym="EDMA_TPCC_CERH" offset="0x101C" width="32" description="Chained Event Register (High Part): If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER" acronym="EDMA_TPCC_EER" offset="0x1020" width="32" description="Event Enable Register: Enables DMA transfers for.En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). Note that if a bit is set in .En while .En is disabled, no action is taken. If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH" acronym="EDMA_TPCC_EERH" offset="0x1024" width="32" description="Event Enable Register (High Part): Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). Note that if a bit is set in .En while .En is disabled, no action is taken. If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EECR" acronym="EDMA_TPCC_EECR" offset="0x1028" width="32" description="Event Enable Clear Register CPU writes of '1' to the .En bit causes the .En bit to be cleared. CPU writes of '0' has no effect..">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH" acronym="EDMA_TPCC_EECRH" offset="0x102C" width="32" description="Event Enable Clear Register (High Part) CPU writes of '1' to the .En bit causes the EERH.En bit to be cleared. CPU writes of '0' has no effect..">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR" acronym="EDMA_TPCC_EESR" offset="0x1030" width="32" description="Event Enable Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU writes of '0' has no effect..">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH" acronym="EDMA_TPCC_EESRH" offset="0x1034" width="32" description="Event Enable Set Register (High Part) CPU writes of '1' to the .En bit causes the .En bit to be set. CPU writes of '0' has no effect..">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SER" acronym="EDMA_TPCC_SER" offset="0x1038" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH" acronym="EDMA_TPCC_SERH" offset="0x103C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SECR" acronym="EDMA_TPCC_SECR" offset="0x1040" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '1' to the .En bit clears the register. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH" acronym="EDMA_TPCC_SECRH" offset="0x1044" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '1' to the .En bit clears the register. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IER" acronym="EDMA_TPCC_IER" offset="0x1050" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. . In = 0: .In is NOT enabled for interrupts. . In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH" acronym="EDMA_TPCC_IERH" offset="0x1054" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. . In = 0: .In is NOT enabled for interrupts. . In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IECR" acronym="EDMA_TPCC_IECR" offset="0x1058" width="32" description="Int Enable Clear Register CPU writes of '1' to the .In bit causes the .In bit to be cleared. CPU writes of '0' has no effect..">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH" acronym="EDMA_TPCC_IECRH" offset="0x105C" width="32" description="Int Enable Clear Register (High Part) CPU write of '1' to the .In bit causes the .In bit to be cleared. CPU write of '0' has no effect..">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR" acronym="EDMA_TPCC_IESR" offset="0x1060" width="32" description="Int Enable Set Register CPU write of '1' to the .In bit causes the .In bit to be set. CPU write of '0' has no effect..">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH" acronym="EDMA_TPCC_IESRH" offset="0x1064" width="32" description="Int Enable Set Register (High Part) CPU write of '1' to the .In bit causes the .In bit to be set. CPU write of '0' has no effect..">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IPR" acronym="EDMA_TPCC_IPR" offset="0x1068" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH" acronym="EDMA_TPCC_IPRH" offset="0x106C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. . In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ICR" acronym="EDMA_TPCC_ICR" offset="0x1070" width="32" description="Interrupt Clear Register CPU write of '1' to the .In bit causes the .In bit to be cleared. CPU write of '0' has no effect. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH" acronym="EDMA_TPCC_ICRH" offset="0x1074" width="32" description="Interrupt Clear Register (High Part) CPU write of '1' to the .In bit causes the .In bit to be cleared. CPU write of '0' has no effect. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL" acronym="EDMA_TPCC_IEVAL" offset="0x1078" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Set: CPU write of '1' to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). CPU write of '0' has no effect." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Evaluate: CPU write of '1' to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). CPU write of '0' has no effect." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QER" acronym="EDMA_TPCC_QER" offset="0x1080" width="32" description="QDMA Event Register: If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER" acronym="EDMA_TPCC_QEER" offset="0x1084" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1, The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEECR" acronym="EDMA_TPCC_QEECR" offset="0x1088" width="32" description="QDMA Event Enable Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect..">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR" acronym="EDMA_TPCC_QEESR" offset="0x108C" width="32" description="QDMA Event Enable Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect..">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSER" acronym="EDMA_TPCC_QSER" offset="0x1090" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSECR" acronym="EDMA_TPCC_QSECR" offset="0x1094" width="32" description="QDMA Secondary Event Clear Register The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields. CPU write of '0' has no effect..">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_0" acronym="EDMA_TPCC_ER_RN_k_0" offset="0x2000" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_1" acronym="EDMA_TPCC_ER_RN_k_1" offset="0x2200" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_2" acronym="EDMA_TPCC_ER_RN_k_2" offset="0x2400" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_3" acronym="EDMA_TPCC_ER_RN_k_3" offset="0x2600" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_4" acronym="EDMA_TPCC_ER_RN_k_4" offset="0x2800" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_5" acronym="EDMA_TPCC_ER_RN_k_5" offset="0x2A00" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_6" acronym="EDMA_TPCC_ER_RN_k_6" offset="0x2C00" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ER_RN_k_7" acronym="EDMA_TPCC_ER_RN_k_7" offset="0x2E00" width="32" description="Event Register If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of .En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_0" acronym="EDMA_TPCC_ERH_RN_k_0" offset="0x2004" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_1" acronym="EDMA_TPCC_ERH_RN_k_1" offset="0x2204" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_2" acronym="EDMA_TPCC_ERH_RN_k_2" offset="0x2404" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_3" acronym="EDMA_TPCC_ERH_RN_k_3" offset="0x2604" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_4" acronym="EDMA_TPCC_ERH_RN_k_4" offset="0x2804" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_5" acronym="EDMA_TPCC_ERH_RN_k_5" offset="0x2A04" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_6" acronym="EDMA_TPCC_ERH_RN_k_6" offset="0x2C04" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ERH_RN_k_7" acronym="EDMA_TPCC_ERH_RN_k_7" offset="0x2E04" width="32" description="Event Register (High Part) If .En bit is set and the .En bit is also set, then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when the input event #n transitions from inactive (low) to active (high), regardless of the state of EERH.En bit. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and a new inactive to active transition is detected on the input event #n input AND the corresponding bit in the register is set, then the corresponding bit in the Event Missed Register is set. Event N can be cleared via sw by writing a '1' to the pseudo-register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_0" acronym="EDMA_TPCC_ECR_RN_k_0" offset="0x2008" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_1" acronym="EDMA_TPCC_ECR_RN_k_1" offset="0x2208" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_2" acronym="EDMA_TPCC_ECR_RN_k_2" offset="0x2408" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_3" acronym="EDMA_TPCC_ECR_RN_k_3" offset="0x2608" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_4" acronym="EDMA_TPCC_ECR_RN_k_4" offset="0x2808" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_5" acronym="EDMA_TPCC_ECR_RN_k_5" offset="0x2A08" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_6" acronym="EDMA_TPCC_ECR_RN_k_6" offset="0x2C08" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECR_RN_k_7" acronym="EDMA_TPCC_ECR_RN_k_7" offset="0x2E08" width="32" description="Event Clear Register CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_0" acronym="EDMA_TPCC_ECRH_RN_k_0" offset="0x200C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_1" acronym="EDMA_TPCC_ECRH_RN_k_1" offset="0x220C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_2" acronym="EDMA_TPCC_ECRH_RN_k_2" offset="0x240C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_3" acronym="EDMA_TPCC_ECRH_RN_k_3" offset="0x260C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_4" acronym="EDMA_TPCC_ECRH_RN_k_4" offset="0x280C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_5" acronym="EDMA_TPCC_ECRH_RN_k_5" offset="0x2A0C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_6" acronym="EDMA_TPCC_ECRH_RN_k_6" offset="0x2C0C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ECRH_RN_k_7" acronym="EDMA_TPCC_ECRH_RN_k_7" offset="0x2E0C" width="32" description="Event Clear Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be cleared. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_0" acronym="EDMA_TPCC_ESR_RN_k_0" offset="0x2010" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_1" acronym="EDMA_TPCC_ESR_RN_k_1" offset="0x2210" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_2" acronym="EDMA_TPCC_ESR_RN_k_2" offset="0x2410" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_3" acronym="EDMA_TPCC_ESR_RN_k_3" offset="0x2610" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_4" acronym="EDMA_TPCC_ESR_RN_k_4" offset="0x2810" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_5" acronym="EDMA_TPCC_ESR_RN_k_5" offset="0x2A10" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_6" acronym="EDMA_TPCC_ESR_RN_k_6" offset="0x2C10" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESR_RN_k_7" acronym="EDMA_TPCC_ESR_RN_k_7" offset="0x2E10" width="32" description="Event Set Register CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_0" acronym="EDMA_TPCC_ESRH_RN_k_0" offset="0x2014" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_1" acronym="EDMA_TPCC_ESRH_RN_k_1" offset="0x2214" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_2" acronym="EDMA_TPCC_ESRH_RN_k_2" offset="0x2414" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_3" acronym="EDMA_TPCC_ESRH_RN_k_3" offset="0x2614" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_4" acronym="EDMA_TPCC_ESRH_RN_k_4" offset="0x2814" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_5" acronym="EDMA_TPCC_ESRH_RN_k_5" offset="0x2A14" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_6" acronym="EDMA_TPCC_ESRH_RN_k_6" offset="0x2C14" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ESRH_RN_k_7" acronym="EDMA_TPCC_ESRH_RN_k_7" offset="0x2E14" width="32" description="Event Set Register (High Part) CPU write of '1' to the .En bit causes the .En bit to be set. CPU write of '0' has no effect.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_0" acronym="EDMA_TPCC_CER_RN_k_0" offset="0x2018" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_1" acronym="EDMA_TPCC_CER_RN_k_1" offset="0x2218" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_2" acronym="EDMA_TPCC_CER_RN_k_2" offset="0x2418" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_3" acronym="EDMA_TPCC_CER_RN_k_3" offset="0x2618" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_4" acronym="EDMA_TPCC_CER_RN_k_4" offset="0x2818" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_5" acronym="EDMA_TPCC_CER_RN_k_5" offset="0x2A18" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_6" acronym="EDMA_TPCC_CER_RN_k_6" offset="0x2C18" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CER_RN_k_7" acronym="EDMA_TPCC_CER_RN_k_7" offset="0x2E18" width="32" description="Chained Event Register If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_0" acronym="EDMA_TPCC_CERH_RN_k_0" offset="0x201C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_1" acronym="EDMA_TPCC_CERH_RN_k_1" offset="0x221C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_2" acronym="EDMA_TPCC_CERH_RN_k_2" offset="0x241C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_3" acronym="EDMA_TPCC_CERH_RN_k_3" offset="0x261C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_4" acronym="EDMA_TPCC_CERH_RN_k_4" offset="0x281C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_5" acronym="EDMA_TPCC_CERH_RN_k_5" offset="0x2A1C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_6" acronym="EDMA_TPCC_CERH_RN_k_6" offset="0x2C1C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_CERH_RN_k_7" acronym="EDMA_TPCC_CERH_RN_k_7" offset="0x2E1C" width="32" description="Chained Event Register (High Part) If .En bit is set (regardless of state of .En), then the corresponding DMA channel is prioritized vs. other pending DMA events for submission to the TC. .En bit is set when a chaining completion code is returned from one of the 3PTCs via the completion interface, or is generated internally via Early Completion path. .En bit is cleared when the corresponding event is prioritized and serviced. If the .En bit is already set and the corresponding chaining completion code is returned from the TC, then the corresponding bit in the Event Missed Register is set. .En cannot be set or cleared via software.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_0" acronym="EDMA_TPCC_EER_RN_k_0" offset="0x2020" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_1" acronym="EDMA_TPCC_EER_RN_k_1" offset="0x2220" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_2" acronym="EDMA_TPCC_EER_RN_k_2" offset="0x2420" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_3" acronym="EDMA_TPCC_EER_RN_k_3" offset="0x2620" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_4" acronym="EDMA_TPCC_EER_RN_k_4" offset="0x2820" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_5" acronym="EDMA_TPCC_EER_RN_k_5" offset="0x2A20" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_6" acronym="EDMA_TPCC_EER_RN_k_6" offset="0x2C20" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EER_RN_k_7" acronym="EDMA_TPCC_EER_RN_k_7" offset="0x2E20" width="32" description="Event Enable Register Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_0" acronym="EDMA_TPCC_EERH_RN_k_0" offset="0x2024" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_1" acronym="EDMA_TPCC_EERH_RN_k_1" offset="0x2224" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_2" acronym="EDMA_TPCC_EERH_RN_k_2" offset="0x2424" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_3" acronym="EDMA_TPCC_EERH_RN_k_3" offset="0x2624" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_4" acronym="EDMA_TPCC_EERH_RN_k_4" offset="0x2824" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_5" acronym="EDMA_TPCC_EERH_RN_k_5" offset="0x2A24" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_6" acronym="EDMA_TPCC_EERH_RN_k_6" offset="0x2C24" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EERH_RN_k_7" acronym="EDMA_TPCC_EERH_RN_k_7" offset="0x2E24" width="32" description="Event Enable Register (High Part) Enables DMA transfers for .En pending events. .En is set based on externally asserted events (via tpcc_eventN_pi). This register has no effect on Chained Event Register () or Event Set Register (). NOTE: If a bit is set in If .En is enabled at a later point (and .En has not been cleared via SW) then the event will be recognized as a valid 'TR Sync' .En is not directly writeable. Events can be enabled via writes to and can be disabled via writes to register. .En = 0: .En is not enabled to trigger DMA transfers. .En = 1: .En is enabled to trigger DMA transfers.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_0" acronym="EDMA_TPCC_EECR_RN_k_0" offset="0x2028" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_1" acronym="EDMA_TPCC_EECR_RN_k_1" offset="0x2228" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_2" acronym="EDMA_TPCC_EECR_RN_k_2" offset="0x2428" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_3" acronym="EDMA_TPCC_EECR_RN_k_3" offset="0x2628" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_4" acronym="EDMA_TPCC_EECR_RN_k_4" offset="0x2828" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_5" acronym="EDMA_TPCC_EECR_RN_k_5" offset="0x2A28" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_6" acronym="EDMA_TPCC_EECR_RN_k_6" offset="0x2C28" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECR_RN_k_7" acronym="EDMA_TPCC_EECR_RN_k_7" offset="0x2E28" width="32" description="Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_0" acronym="EDMA_TPCC_EECRH_RN_k_0" offset="0x202C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_1" acronym="EDMA_TPCC_EECRH_RN_k_1" offset="0x222C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_2" acronym="EDMA_TPCC_EECRH_RN_k_2" offset="0x242C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_3" acronym="EDMA_TPCC_EECRH_RN_k_3" offset="0x262C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_4" acronym="EDMA_TPCC_EECRH_RN_k_4" offset="0x282C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_5" acronym="EDMA_TPCC_EECRH_RN_k_5" offset="0x2A2C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_6" acronym="EDMA_TPCC_EECRH_RN_k_6" offset="0x2C2C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EECRH_RN_k_7" acronym="EDMA_TPCC_EECRH_RN_k_7" offset="0x2E2C" width="32" description="Event Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_0" acronym="EDMA_TPCC_EESR_RN_k_0" offset="0x2030" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_1" acronym="EDMA_TPCC_EESR_RN_k_1" offset="0x2230" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_2" acronym="EDMA_TPCC_EESR_RN_k_2" offset="0x2430" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_3" acronym="EDMA_TPCC_EESR_RN_k_3" offset="0x2630" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_4" acronym="EDMA_TPCC_EESR_RN_k_4" offset="0x2830" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_5" acronym="EDMA_TPCC_EESR_RN_k_5" offset="0x2A30" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_6" acronym="EDMA_TPCC_EESR_RN_k_6" offset="0x2C30" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESR_RN_k_7" acronym="EDMA_TPCC_EESR_RN_k_7" offset="0x2E30" width="32" description="Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_0" acronym="EDMA_TPCC_EESRH_RN_k_0" offset="0x2034" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_1" acronym="EDMA_TPCC_EESRH_RN_k_1" offset="0x2234" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_2" acronym="EDMA_TPCC_EESRH_RN_k_2" offset="0x2434" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_3" acronym="EDMA_TPCC_EESRH_RN_k_3" offset="0x2634" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_4" acronym="EDMA_TPCC_EESRH_RN_k_4" offset="0x2834" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_5" acronym="EDMA_TPCC_EESRH_RN_k_5" offset="0x2A34" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_6" acronym="EDMA_TPCC_EESRH_RN_k_6" offset="0x2C34" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_EESRH_RN_k_7" acronym="EDMA_TPCC_EESRH_RN_k_7" offset="0x2E34" width="32" description="Event Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_0" acronym="EDMA_TPCC_SER_RN_k_0" offset="0x2038" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_1" acronym="EDMA_TPCC_SER_RN_k_1" offset="0x2238" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_2" acronym="EDMA_TPCC_SER_RN_k_2" offset="0x2438" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_3" acronym="EDMA_TPCC_SER_RN_k_3" offset="0x2638" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_4" acronym="EDMA_TPCC_SER_RN_k_4" offset="0x2838" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_5" acronym="EDMA_TPCC_SER_RN_k_5" offset="0x2A38" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_6" acronym="EDMA_TPCC_SER_RN_k_6" offset="0x2C38" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SER_RN_k_7" acronym="EDMA_TPCC_SER_RN_k_7" offset="0x2E38" width="32" description="Secondary Event Register The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="R"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="R"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="R"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="R"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="R"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="R"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="R"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="R"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="R"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="R"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="R"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="R"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="R"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="R"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="R"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="R"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="R"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="R"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="R"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="R"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="R"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="R"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="R"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_0" acronym="EDMA_TPCC_SERH_RN_k_0" offset="0x203C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_1" acronym="EDMA_TPCC_SERH_RN_k_1" offset="0x223C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_2" acronym="EDMA_TPCC_SERH_RN_k_2" offset="0x243C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_3" acronym="EDMA_TPCC_SERH_RN_k_3" offset="0x263C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_4" acronym="EDMA_TPCC_SERH_RN_k_4" offset="0x283C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_5" acronym="EDMA_TPCC_SERH_RN_k_5" offset="0x2A3C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_6" acronym="EDMA_TPCC_SERH_RN_k_6" offset="0x2C3C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SERH_RN_k_7" acronym="EDMA_TPCC_SERH_RN_k_7" offset="0x2E3C" width="32" description="Secondary Event Register (High Part) The secondary event register is used along with the Event Register () to provide information on the state of an Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="R"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="R"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="R"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="R"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="R"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="R"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="R"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="R"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="R"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="R"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="R"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="R"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="R"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="R"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="R"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="R"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="R"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="R"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="R"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="R"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="R"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="R"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="R"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="R"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="R"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="R"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="R"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="R"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="R"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="R"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="R"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_0" acronym="EDMA_TPCC_SECR_RN_k_0" offset="0x2040" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_1" acronym="EDMA_TPCC_SECR_RN_k_1" offset="0x2240" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_2" acronym="EDMA_TPCC_SECR_RN_k_2" offset="0x2440" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_3" acronym="EDMA_TPCC_SECR_RN_k_3" offset="0x2640" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_4" acronym="EDMA_TPCC_SECR_RN_k_4" offset="0x2840" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_5" acronym="EDMA_TPCC_SECR_RN_k_5" offset="0x2A40" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_6" acronym="EDMA_TPCC_SECR_RN_k_6" offset="0x2C40" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECR_RN_k_7" acronym="EDMA_TPCC_SECR_RN_k_7" offset="0x2E40" width="32" description="Secondary Event Clear Register The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E31" width="1" begin="31" end="31" resetval="0x0" description="Event #31" range="" rwaccess="W"/>
    <bitfield id="E30" width="1" begin="30" end="30" resetval="0x0" description="Event #30" range="" rwaccess="W"/>
    <bitfield id="E29" width="1" begin="29" end="29" resetval="0x0" description="Event #29" range="" rwaccess="W"/>
    <bitfield id="E28" width="1" begin="28" end="28" resetval="0x0" description="Event #28" range="" rwaccess="W"/>
    <bitfield id="E27" width="1" begin="27" end="27" resetval="0x0" description="Event #27" range="" rwaccess="W"/>
    <bitfield id="E26" width="1" begin="26" end="26" resetval="0x0" description="Event #26" range="" rwaccess="W"/>
    <bitfield id="E25" width="1" begin="25" end="25" resetval="0x0" description="Event #25" range="" rwaccess="W"/>
    <bitfield id="E24" width="1" begin="24" end="24" resetval="0x0" description="Event #24" range="" rwaccess="W"/>
    <bitfield id="E23" width="1" begin="23" end="23" resetval="0x0" description="Event #23" range="" rwaccess="W"/>
    <bitfield id="E22" width="1" begin="22" end="22" resetval="0x0" description="Event #22" range="" rwaccess="W"/>
    <bitfield id="E21" width="1" begin="21" end="21" resetval="0x0" description="Event #21" range="" rwaccess="W"/>
    <bitfield id="E20" width="1" begin="20" end="20" resetval="0x0" description="Event #20" range="" rwaccess="W"/>
    <bitfield id="E19" width="1" begin="19" end="19" resetval="0x0" description="Event #19" range="" rwaccess="W"/>
    <bitfield id="E18" width="1" begin="18" end="18" resetval="0x0" description="Event #18" range="" rwaccess="W"/>
    <bitfield id="E17" width="1" begin="17" end="17" resetval="0x0" description="Event #17" range="" rwaccess="W"/>
    <bitfield id="E16" width="1" begin="16" end="16" resetval="0x0" description="Event #16" range="" rwaccess="W"/>
    <bitfield id="E15" width="1" begin="15" end="15" resetval="0x0" description="Event #15" range="" rwaccess="W"/>
    <bitfield id="E14" width="1" begin="14" end="14" resetval="0x0" description="Event #14" range="" rwaccess="W"/>
    <bitfield id="E13" width="1" begin="13" end="13" resetval="0x0" description="Event #13" range="" rwaccess="W"/>
    <bitfield id="E12" width="1" begin="12" end="12" resetval="0x0" description="Event #12" range="" rwaccess="W"/>
    <bitfield id="E11" width="1" begin="11" end="11" resetval="0x0" description="Event #11" range="" rwaccess="W"/>
    <bitfield id="E10" width="1" begin="10" end="10" resetval="0x0" description="Event #10" range="" rwaccess="W"/>
    <bitfield id="E9" width="1" begin="9" end="9" resetval="0x0" description="Event #9" range="" rwaccess="W"/>
    <bitfield id="E8" width="1" begin="8" end="8" resetval="0x0" description="Event #8" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_0" acronym="EDMA_TPCC_SECRH_RN_k_0" offset="0x2044" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_1" acronym="EDMA_TPCC_SECRH_RN_k_1" offset="0x2244" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_2" acronym="EDMA_TPCC_SECRH_RN_k_2" offset="0x2444" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_3" acronym="EDMA_TPCC_SECRH_RN_k_3" offset="0x2644" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_4" acronym="EDMA_TPCC_SECRH_RN_k_4" offset="0x2844" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_5" acronym="EDMA_TPCC_SECRH_RN_k_5" offset="0x2A44" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_6" acronym="EDMA_TPCC_SECRH_RN_k_6" offset="0x2C44" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_SECRH_RN_k_7" acronym="EDMA_TPCC_SECRH_RN_k_7" offset="0x2E44" width="32" description="Secondary Event Clear Register (High Part) The secondary event clear register is used to clear the status of the registers. CPU write of '0' has no effect. CPU write of '1' to the .En bit clears the register.">
    <bitfield id="E63" width="1" begin="31" end="31" resetval="0x0" description="Event #63" range="" rwaccess="W"/>
    <bitfield id="E62" width="1" begin="30" end="30" resetval="0x0" description="Event #62" range="" rwaccess="W"/>
    <bitfield id="E61" width="1" begin="29" end="29" resetval="0x0" description="Event #61" range="" rwaccess="W"/>
    <bitfield id="E60" width="1" begin="28" end="28" resetval="0x0" description="Event #60" range="" rwaccess="W"/>
    <bitfield id="E59" width="1" begin="27" end="27" resetval="0x0" description="Event #59" range="" rwaccess="W"/>
    <bitfield id="E58" width="1" begin="26" end="26" resetval="0x0" description="Event #58" range="" rwaccess="W"/>
    <bitfield id="E57" width="1" begin="25" end="25" resetval="0x0" description="Event #57" range="" rwaccess="W"/>
    <bitfield id="E56" width="1" begin="24" end="24" resetval="0x0" description="Event #56" range="" rwaccess="W"/>
    <bitfield id="E55" width="1" begin="23" end="23" resetval="0x0" description="Event #55" range="" rwaccess="W"/>
    <bitfield id="E54" width="1" begin="22" end="22" resetval="0x0" description="Event #54" range="" rwaccess="W"/>
    <bitfield id="E53" width="1" begin="21" end="21" resetval="0x0" description="Event #53" range="" rwaccess="W"/>
    <bitfield id="E52" width="1" begin="20" end="20" resetval="0x0" description="Event #52" range="" rwaccess="W"/>
    <bitfield id="E51" width="1" begin="19" end="19" resetval="0x0" description="Event #51" range="" rwaccess="W"/>
    <bitfield id="E50" width="1" begin="18" end="18" resetval="0x0" description="Event #50" range="" rwaccess="W"/>
    <bitfield id="E49" width="1" begin="17" end="17" resetval="0x0" description="Event #49" range="" rwaccess="W"/>
    <bitfield id="E48" width="1" begin="16" end="16" resetval="0x0" description="Event #48" range="" rwaccess="W"/>
    <bitfield id="E47" width="1" begin="15" end="15" resetval="0x0" description="Event #47" range="" rwaccess="W"/>
    <bitfield id="E46" width="1" begin="14" end="14" resetval="0x0" description="Event #46" range="" rwaccess="W"/>
    <bitfield id="E45" width="1" begin="13" end="13" resetval="0x0" description="Event #45" range="" rwaccess="W"/>
    <bitfield id="E44" width="1" begin="12" end="12" resetval="0x0" description="Event #44" range="" rwaccess="W"/>
    <bitfield id="E43" width="1" begin="11" end="11" resetval="0x0" description="Event #43" range="" rwaccess="W"/>
    <bitfield id="E42" width="1" begin="10" end="10" resetval="0x0" description="Event #42" range="" rwaccess="W"/>
    <bitfield id="E41" width="1" begin="9" end="9" resetval="0x0" description="Event #41" range="" rwaccess="W"/>
    <bitfield id="E40" width="1" begin="8" end="8" resetval="0x0" description="Event #40" range="" rwaccess="W"/>
    <bitfield id="E39" width="1" begin="7" end="7" resetval="0x0" description="Event #39" range="" rwaccess="W"/>
    <bitfield id="E38" width="1" begin="6" end="6" resetval="0x0" description="Event #38" range="" rwaccess="W"/>
    <bitfield id="E37" width="1" begin="5" end="5" resetval="0x0" description="Event #37" range="" rwaccess="W"/>
    <bitfield id="E36" width="1" begin="4" end="4" resetval="0x0" description="Event #36" range="" rwaccess="W"/>
    <bitfield id="E35" width="1" begin="3" end="3" resetval="0x0" description="Event #35" range="" rwaccess="W"/>
    <bitfield id="E34" width="1" begin="2" end="2" resetval="0x0" description="Event #34" range="" rwaccess="W"/>
    <bitfield id="E33" width="1" begin="1" end="1" resetval="0x0" description="Event #33" range="" rwaccess="W"/>
    <bitfield id="E32" width="1" begin="0" end="0" resetval="0x0" description="Event #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_0" acronym="EDMA_TPCC_IER_RN_k_0" offset="0x2050" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_1" acronym="EDMA_TPCC_IER_RN_k_1" offset="0x2250" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_2" acronym="EDMA_TPCC_IER_RN_k_2" offset="0x2450" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_3" acronym="EDMA_TPCC_IER_RN_k_3" offset="0x2650" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_4" acronym="EDMA_TPCC_IER_RN_k_4" offset="0x2850" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_5" acronym="EDMA_TPCC_IER_RN_k_5" offset="0x2A50" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_6" acronym="EDMA_TPCC_IER_RN_k_6" offset="0x2C50" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IER_RN_k_7" acronym="EDMA_TPCC_IER_RN_k_7" offset="0x2E50" width="32" description="Int Enable Register .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_0" acronym="EDMA_TPCC_IERH_RN_k_0" offset="0x2054" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_1" acronym="EDMA_TPCC_IERH_RN_k_1" offset="0x2254" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_2" acronym="EDMA_TPCC_IERH_RN_k_2" offset="0x2454" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_3" acronym="EDMA_TPCC_IERH_RN_k_3" offset="0x2654" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_4" acronym="EDMA_TPCC_IERH_RN_k_4" offset="0x2854" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_5" acronym="EDMA_TPCC_IERH_RN_k_5" offset="0x2A54" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_6" acronym="EDMA_TPCC_IERH_RN_k_6" offset="0x2C54" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IERH_RN_k_7" acronym="EDMA_TPCC_IERH_RN_k_7" offset="0x2E54" width="32" description="Int Enable Register (High Part) .In is not directly writeable. Interrupts can be enabled via writes to and can be disabled via writes to register. .In = 0: .In is NOT enabled for interrupts. .In = 1: .In IS enabled for interrupts.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_0" acronym="EDMA_TPCC_IECR_RN_k_0" offset="0x2058" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_1" acronym="EDMA_TPCC_IECR_RN_k_1" offset="0x2258" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_2" acronym="EDMA_TPCC_IECR_RN_k_2" offset="0x2458" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_3" acronym="EDMA_TPCC_IECR_RN_k_3" offset="0x2658" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_4" acronym="EDMA_TPCC_IECR_RN_k_4" offset="0x2858" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_5" acronym="EDMA_TPCC_IECR_RN_k_5" offset="0x2A58" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_6" acronym="EDMA_TPCC_IECR_RN_k_6" offset="0x2C58" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECR_RN_k_7" acronym="EDMA_TPCC_IECR_RN_k_7" offset="0x2E58" width="32" description="Int Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_0" acronym="EDMA_TPCC_IECRH_RN_k_0" offset="0x205C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_1" acronym="EDMA_TPCC_IECRH_RN_k_1" offset="0x225C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_2" acronym="EDMA_TPCC_IECRH_RN_k_2" offset="0x245C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_3" acronym="EDMA_TPCC_IECRH_RN_k_3" offset="0x265C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_4" acronym="EDMA_TPCC_IECRH_RN_k_4" offset="0x285C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_5" acronym="EDMA_TPCC_IECRH_RN_k_5" offset="0x2A5C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_6" acronym="EDMA_TPCC_IECRH_RN_k_6" offset="0x2C5C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IECRH_RN_k_7" acronym="EDMA_TPCC_IECRH_RN_k_7" offset="0x2E5C" width="32" description="Int Enable Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_0" acronym="EDMA_TPCC_IESR_RN_k_0" offset="0x2060" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_1" acronym="EDMA_TPCC_IESR_RN_k_1" offset="0x2260" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_2" acronym="EDMA_TPCC_IESR_RN_k_2" offset="0x2460" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_3" acronym="EDMA_TPCC_IESR_RN_k_3" offset="0x2660" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_4" acronym="EDMA_TPCC_IESR_RN_k_4" offset="0x2860" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_5" acronym="EDMA_TPCC_IESR_RN_k_5" offset="0x2A60" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_6" acronym="EDMA_TPCC_IESR_RN_k_6" offset="0x2C60" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESR_RN_k_7" acronym="EDMA_TPCC_IESR_RN_k_7" offset="0x2E60" width="32" description="Int Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_0" acronym="EDMA_TPCC_IESRH_RN_k_0" offset="0x2064" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_1" acronym="EDMA_TPCC_IESRH_RN_k_1" offset="0x2264" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_2" acronym="EDMA_TPCC_IESRH_RN_k_2" offset="0x2464" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_3" acronym="EDMA_TPCC_IESRH_RN_k_3" offset="0x2664" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_4" acronym="EDMA_TPCC_IESRH_RN_k_4" offset="0x2864" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_5" acronym="EDMA_TPCC_IESRH_RN_k_5" offset="0x2A64" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_6" acronym="EDMA_TPCC_IESRH_RN_k_6" offset="0x2C64" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IESRH_RN_k_7" acronym="EDMA_TPCC_IESRH_RN_k_7" offset="0x2E64" width="32" description="Int Enable Set Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be set.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_0" acronym="EDMA_TPCC_IPR_RN_k_0" offset="0x2068" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_1" acronym="EDMA_TPCC_IPR_RN_k_1" offset="0x2268" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_2" acronym="EDMA_TPCC_IPR_RN_k_2" offset="0x2468" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_3" acronym="EDMA_TPCC_IPR_RN_k_3" offset="0x2668" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_4" acronym="EDMA_TPCC_IPR_RN_k_4" offset="0x2868" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_5" acronym="EDMA_TPCC_IPR_RN_k_5" offset="0x2A68" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_6" acronym="EDMA_TPCC_IPR_RN_k_6" offset="0x2C68" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPR_RN_k_7" acronym="EDMA_TPCC_IPR_RN_k_7" offset="0x2E68" width="32" description="Interrupt Pending Register .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="R"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="R"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="R"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="R"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="R"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="R"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="R"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="R"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="R"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="R"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="R"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="R"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="R"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="R"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="R"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="R"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="R"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="R"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="R"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="R"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="R"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="R"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="R"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="R"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="R"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="R"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="R"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="R"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="R"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="R"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="R"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_0" acronym="EDMA_TPCC_IPRH_RN_k_0" offset="0x206C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_1" acronym="EDMA_TPCC_IPRH_RN_k_1" offset="0x226C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_2" acronym="EDMA_TPCC_IPRH_RN_k_2" offset="0x246C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_3" acronym="EDMA_TPCC_IPRH_RN_k_3" offset="0x266C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_4" acronym="EDMA_TPCC_IPRH_RN_k_4" offset="0x286C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_5" acronym="EDMA_TPCC_IPRH_RN_k_5" offset="0x2A6C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_6" acronym="EDMA_TPCC_IPRH_RN_k_6" offset="0x2C6C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_IPRH_RN_k_7" acronym="EDMA_TPCC_IPRH_RN_k_7" offset="0x2E6C" width="32" description="Interrupt Pending Register (High Part) .In bit is set when a interrupt completion code with TCC of N is detected. .In bit is cleared via software by writing a '1' to .In bit.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="R"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="R"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="R"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="R"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="R"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="R"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="R"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="R"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="R"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="R"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="R"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="R"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="R"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="R"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="R"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="R"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="R"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="R"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="R"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="R"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="R"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="R"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="R"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="R"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="R"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="R"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="R"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="R"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="R"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="R"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="R"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_0" acronym="EDMA_TPCC_ICR_RN_k_0" offset="0x2070" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_1" acronym="EDMA_TPCC_ICR_RN_k_1" offset="0x2270" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_2" acronym="EDMA_TPCC_ICR_RN_k_2" offset="0x2470" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_3" acronym="EDMA_TPCC_ICR_RN_k_3" offset="0x2670" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_4" acronym="EDMA_TPCC_ICR_RN_k_4" offset="0x2870" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_5" acronym="EDMA_TPCC_ICR_RN_k_5" offset="0x2A70" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_6" acronym="EDMA_TPCC_ICR_RN_k_6" offset="0x2C70" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICR_RN_k_7" acronym="EDMA_TPCC_ICR_RN_k_7" offset="0x2E70" width="32" description="Interrupt Clear Register CPU writes of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I31" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #31" range="" rwaccess="W"/>
    <bitfield id="I30" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #30" range="" rwaccess="W"/>
    <bitfield id="I29" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #29" range="" rwaccess="W"/>
    <bitfield id="I28" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #28" range="" rwaccess="W"/>
    <bitfield id="I27" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #27" range="" rwaccess="W"/>
    <bitfield id="I26" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #26" range="" rwaccess="W"/>
    <bitfield id="I25" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #25" range="" rwaccess="W"/>
    <bitfield id="I24" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #24" range="" rwaccess="W"/>
    <bitfield id="I23" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #23" range="" rwaccess="W"/>
    <bitfield id="I22" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #22" range="" rwaccess="W"/>
    <bitfield id="I21" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #21" range="" rwaccess="W"/>
    <bitfield id="I20" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #20" range="" rwaccess="W"/>
    <bitfield id="I19" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #19" range="" rwaccess="W"/>
    <bitfield id="I18" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #18" range="" rwaccess="W"/>
    <bitfield id="I17" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #17" range="" rwaccess="W"/>
    <bitfield id="I16" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #16" range="" rwaccess="W"/>
    <bitfield id="I15" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #15" range="" rwaccess="W"/>
    <bitfield id="I14" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #14" range="" rwaccess="W"/>
    <bitfield id="I13" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #13" range="" rwaccess="W"/>
    <bitfield id="I12" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #12" range="" rwaccess="W"/>
    <bitfield id="I11" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #11" range="" rwaccess="W"/>
    <bitfield id="I10" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #10" range="" rwaccess="W"/>
    <bitfield id="I9" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #9" range="" rwaccess="W"/>
    <bitfield id="I8" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #8" range="" rwaccess="W"/>
    <bitfield id="I7" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #7" range="" rwaccess="W"/>
    <bitfield id="I6" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #6" range="" rwaccess="W"/>
    <bitfield id="I5" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #5" range="" rwaccess="W"/>
    <bitfield id="I4" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #4" range="" rwaccess="W"/>
    <bitfield id="I3" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #3" range="" rwaccess="W"/>
    <bitfield id="I2" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #2" range="" rwaccess="W"/>
    <bitfield id="I1" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #1" range="" rwaccess="W"/>
    <bitfield id="I0" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_0" acronym="EDMA_TPCC_ICRH_RN_k_0" offset="0x2074" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_1" acronym="EDMA_TPCC_ICRH_RN_k_1" offset="0x2274" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_2" acronym="EDMA_TPCC_ICRH_RN_k_2" offset="0x2474" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_3" acronym="EDMA_TPCC_ICRH_RN_k_3" offset="0x2674" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_4" acronym="EDMA_TPCC_ICRH_RN_k_4" offset="0x2874" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_5" acronym="EDMA_TPCC_ICRH_RN_k_5" offset="0x2A74" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_6" acronym="EDMA_TPCC_ICRH_RN_k_6" offset="0x2C74" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_ICRH_RN_k_7" acronym="EDMA_TPCC_ICRH_RN_k_7" offset="0x2E74" width="32" description="Interrupt Clear Register (High Part) CPU write of '0' has no effect. CPU write of '1' to the .In bit causes the .In bit to be cleared. All .In bits must be cleared before additional interrupts will be asserted by CC.">
    <bitfield id="I63" width="1" begin="31" end="31" resetval="0x0" description="Interrupt associated with TCC #63" range="" rwaccess="W"/>
    <bitfield id="I62" width="1" begin="30" end="30" resetval="0x0" description="Interrupt associated with TCC #62" range="" rwaccess="W"/>
    <bitfield id="I61" width="1" begin="29" end="29" resetval="0x0" description="Interrupt associated with TCC #61" range="" rwaccess="W"/>
    <bitfield id="I60" width="1" begin="28" end="28" resetval="0x0" description="Interrupt associated with TCC #60" range="" rwaccess="W"/>
    <bitfield id="I59" width="1" begin="27" end="27" resetval="0x0" description="Interrupt associated with TCC #59" range="" rwaccess="W"/>
    <bitfield id="I58" width="1" begin="26" end="26" resetval="0x0" description="Interrupt associated with TCC #58" range="" rwaccess="W"/>
    <bitfield id="I57" width="1" begin="25" end="25" resetval="0x0" description="Interrupt associated with TCC #57" range="" rwaccess="W"/>
    <bitfield id="I56" width="1" begin="24" end="24" resetval="0x0" description="Interrupt associated with TCC #56" range="" rwaccess="W"/>
    <bitfield id="I55" width="1" begin="23" end="23" resetval="0x0" description="Interrupt associated with TCC #55" range="" rwaccess="W"/>
    <bitfield id="I54" width="1" begin="22" end="22" resetval="0x0" description="Interrupt associated with TCC #54" range="" rwaccess="W"/>
    <bitfield id="I53" width="1" begin="21" end="21" resetval="0x0" description="Interrupt associated with TCC #53" range="" rwaccess="W"/>
    <bitfield id="I52" width="1" begin="20" end="20" resetval="0x0" description="Interrupt associated with TCC #52" range="" rwaccess="W"/>
    <bitfield id="I51" width="1" begin="19" end="19" resetval="0x0" description="Interrupt associated with TCC #51" range="" rwaccess="W"/>
    <bitfield id="I50" width="1" begin="18" end="18" resetval="0x0" description="Interrupt associated with TCC #50" range="" rwaccess="W"/>
    <bitfield id="I49" width="1" begin="17" end="17" resetval="0x0" description="Interrupt associated with TCC #49" range="" rwaccess="W"/>
    <bitfield id="I48" width="1" begin="16" end="16" resetval="0x0" description="Interrupt associated with TCC #48" range="" rwaccess="W"/>
    <bitfield id="I47" width="1" begin="15" end="15" resetval="0x0" description="Interrupt associated with TCC #47" range="" rwaccess="W"/>
    <bitfield id="I46" width="1" begin="14" end="14" resetval="0x0" description="Interrupt associated with TCC #46" range="" rwaccess="W"/>
    <bitfield id="I45" width="1" begin="13" end="13" resetval="0x0" description="Interrupt associated with TCC #45" range="" rwaccess="W"/>
    <bitfield id="I44" width="1" begin="12" end="12" resetval="0x0" description="Interrupt associated with TCC #44" range="" rwaccess="W"/>
    <bitfield id="I43" width="1" begin="11" end="11" resetval="0x0" description="Interrupt associated with TCC #43" range="" rwaccess="W"/>
    <bitfield id="I42" width="1" begin="10" end="10" resetval="0x0" description="Interrupt associated with TCC #42" range="" rwaccess="W"/>
    <bitfield id="I41" width="1" begin="9" end="9" resetval="0x0" description="Interrupt associated with TCC #41" range="" rwaccess="W"/>
    <bitfield id="I40" width="1" begin="8" end="8" resetval="0x0" description="Interrupt associated with TCC #40" range="" rwaccess="W"/>
    <bitfield id="I39" width="1" begin="7" end="7" resetval="0x0" description="Interrupt associated with TCC #39" range="" rwaccess="W"/>
    <bitfield id="I38" width="1" begin="6" end="6" resetval="0x0" description="Interrupt associated with TCC #38" range="" rwaccess="W"/>
    <bitfield id="I37" width="1" begin="5" end="5" resetval="0x0" description="Interrupt associated with TCC #37" range="" rwaccess="W"/>
    <bitfield id="I36" width="1" begin="4" end="4" resetval="0x0" description="Interrupt associated with TCC #36" range="" rwaccess="W"/>
    <bitfield id="I35" width="1" begin="3" end="3" resetval="0x0" description="Interrupt associated with TCC #35" range="" rwaccess="W"/>
    <bitfield id="I34" width="1" begin="2" end="2" resetval="0x0" description="Interrupt associated with TCC #34" range="" rwaccess="W"/>
    <bitfield id="I33" width="1" begin="1" end="1" resetval="0x0" description="Interrupt associated with TCC #33" range="" rwaccess="W"/>
    <bitfield id="I32" width="1" begin="0" end="0" resetval="0x0" description="Interrupt associated with TCC #32" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_0" acronym="EDMA_TPCC_IEVAL_RN_k_0" offset="0x2078" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_1" acronym="EDMA_TPCC_IEVAL_RN_k_1" offset="0x2278" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_2" acronym="EDMA_TPCC_IEVAL_RN_k_2" offset="0x2478" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_3" acronym="EDMA_TPCC_IEVAL_RN_k_3" offset="0x2678" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_4" acronym="EDMA_TPCC_IEVAL_RN_k_4" offset="0x2878" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_5" acronym="EDMA_TPCC_IEVAL_RN_k_5" offset="0x2A78" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_6" acronym="EDMA_TPCC_IEVAL_RN_k_6" offset="0x2C78" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_IEVAL_RN_k_7" acronym="EDMA_TPCC_IEVAL_RN_k_7" offset="0x2E78" width="32" description="Interrupt Eval Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt SetCPU writes 0x0 has no effect. . CPU writes 0x1 to the SETn bit causes the tpcc_intN output signal to be pulsed egardless of state of interrupts enable (IERn) and status (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt EvaluateCPU writes 0x0 has no effect. . CPU writes 0x1 to the EVALn bit causes the tpcc_intN output signal to be pulsed if any enabled interrupts (IERn) are still pending (EDMA_TPCC_IPRn). ." range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_0" acronym="EDMA_TPCC_QER_RN_k_0" offset="0x2080" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_1" acronym="EDMA_TPCC_QER_RN_k_1" offset="0x2280" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_2" acronym="EDMA_TPCC_QER_RN_k_2" offset="0x2480" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_3" acronym="EDMA_TPCC_QER_RN_k_3" offset="0x2680" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_4" acronym="EDMA_TPCC_QER_RN_k_4" offset="0x2880" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_5" acronym="EDMA_TPCC_QER_RN_k_5" offset="0x2A80" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_6" acronym="EDMA_TPCC_QER_RN_k_6" offset="0x2C80" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QER_RN_k_7" acronym="EDMA_TPCC_QER_RN_k_7" offset="0x2E80" width="32" description="QDMA Event Register If .En bit is set, then the corresponding QDMA channel is prioritized vs. other qdma events for submission to the TC. .En bit is set when a vbus write byte matches the address defined in the QCHMAPn register. .En bit is cleared when the corresponding event is prioritized and serviced. .En is also cleared when user writes a '1' to the .En bit. If the .En bit is already set and a new QDMA event is detected due to user write to QDMA trigger location and register is set, then the corresponding bit in the QDMA Event Missed Register is set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_0" acronym="EDMA_TPCC_QEER_RN_k_0" offset="0x2084" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_1" acronym="EDMA_TPCC_QEER_RN_k_1" offset="0x2284" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_2" acronym="EDMA_TPCC_QEER_RN_k_2" offset="0x2484" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_3" acronym="EDMA_TPCC_QEER_RN_k_3" offset="0x2684" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_4" acronym="EDMA_TPCC_QEER_RN_k_4" offset="0x2884" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_5" acronym="EDMA_TPCC_QEER_RN_k_5" offset="0x2A84" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_6" acronym="EDMA_TPCC_QEER_RN_k_6" offset="0x2C84" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEER_RN_k_7" acronym="EDMA_TPCC_QEER_RN_k_7" offset="0x2E84" width="32" description="QDMA Event Enable Register Enabled/disabled QDMA address comparator for QDMA Channel N. .En is not directly writeable. The corresponding QDMA channel comparator is enabled and Events will be recognized and latched in .En. .En = 0, The corresponding QDMA channel comparator is disabled. Events will not be recognized/latched in .En. QDMA channels can be enabled via writes to and can be disabled via writes to register. .En = 1,">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_0" acronym="EDMA_TPCC_QEECR_RN_k_0" offset="0x2088" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_1" acronym="EDMA_TPCC_QEECR_RN_k_1" offset="0x2288" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_2" acronym="EDMA_TPCC_QEECR_RN_k_2" offset="0x2488" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_3" acronym="EDMA_TPCC_QEECR_RN_k_3" offset="0x2688" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_4" acronym="EDMA_TPCC_QEECR_RN_k_4" offset="0x2888" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_5" acronym="EDMA_TPCC_QEECR_RN_k_5" offset="0x2A88" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_6" acronym="EDMA_TPCC_QEECR_RN_k_6" offset="0x2C88" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEECR_RN_k_7" acronym="EDMA_TPCC_QEECR_RN_k_7" offset="0x2E88" width="32" description="QDMA Event Enable Clear Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be cleared.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_0" acronym="EDMA_TPCC_QEESR_RN_k_0" offset="0x208C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_1" acronym="EDMA_TPCC_QEESR_RN_k_1" offset="0x228C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_2" acronym="EDMA_TPCC_QEESR_RN_k_2" offset="0x248C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_3" acronym="EDMA_TPCC_QEESR_RN_k_3" offset="0x268C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_4" acronym="EDMA_TPCC_QEESR_RN_k_4" offset="0x288C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_5" acronym="EDMA_TPCC_QEESR_RN_k_5" offset="0x2A8C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_6" acronym="EDMA_TPCC_QEESR_RN_k_6" offset="0x2C8C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QEESR_RN_k_7" acronym="EDMA_TPCC_QEESR_RN_k_7" offset="0x2E8C" width="32" description="QDMA Event Enable Set Register CPU write of '0' has no effect. CPU write of '1' to the .En bit causes the .En bit to be set.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_0" acronym="EDMA_TPCC_QSER_RN_k_0" offset="0x2090" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_1" acronym="EDMA_TPCC_QSER_RN_k_1" offset="0x2290" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_2" acronym="EDMA_TPCC_QSER_RN_k_2" offset="0x2490" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_3" acronym="EDMA_TPCC_QSER_RN_k_3" offset="0x2690" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_4" acronym="EDMA_TPCC_QSER_RN_k_4" offset="0x2890" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_5" acronym="EDMA_TPCC_QSER_RN_k_5" offset="0x2A90" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_6" acronym="EDMA_TPCC_QSER_RN_k_6" offset="0x2C90" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSER_RN_k_7" acronym="EDMA_TPCC_QSER_RN_k_7" offset="0x2E90" width="32" description="QDMA Secondary Event Register The QDMA secondary event register is used along with the QDMA Event Register () to provide information on the state of a QDMA Event. En = 0 : Event is not currently in the Event Queue. En = 1 : Event is currently stored in Event Queue. Event arbiter will not prioritize additional events.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R Return 0's"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="R"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="R"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="R"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="R"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="R"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="R"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="R"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="R"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_0" acronym="EDMA_TPCC_QSECR_RN_k_0" offset="0x2094" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_1" acronym="EDMA_TPCC_QSECR_RN_k_1" offset="0x2294" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_2" acronym="EDMA_TPCC_QSECR_RN_k_2" offset="0x2494" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_3" acronym="EDMA_TPCC_QSECR_RN_k_3" offset="0x2694" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_4" acronym="EDMA_TPCC_QSECR_RN_k_4" offset="0x2894" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_5" acronym="EDMA_TPCC_QSECR_RN_k_5" offset="0x2A94" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_6" acronym="EDMA_TPCC_QSECR_RN_k_6" offset="0x2C94" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_QSECR_RN_k_7" acronym="EDMA_TPCC_QSECR_RN_k_7" offset="0x2E94" width="32" description="QDMA Secondary Event Clear Register CPU write of '0' has no effect. The secondary event clear register is used to clear the status of the and register (note that this is slightly different than the operation, which does not clear the .En register). CPU write of '1' to the .En bit clears the .En and .En register fields.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="write 0's for future compatibility" range="" rwaccess="W"/>
    <bitfield id="E7" width="1" begin="7" end="7" resetval="0x0" description="Event #7" range="" rwaccess="W"/>
    <bitfield id="E6" width="1" begin="6" end="6" resetval="0x0" description="Event #6" range="" rwaccess="W"/>
    <bitfield id="E5" width="1" begin="5" end="5" resetval="0x0" description="Event #5" range="" rwaccess="W"/>
    <bitfield id="E4" width="1" begin="4" end="4" resetval="0x0" description="Event #4" range="" rwaccess="W"/>
    <bitfield id="E3" width="1" begin="3" end="3" resetval="0x0" description="Event #3" range="" rwaccess="W"/>
    <bitfield id="E2" width="1" begin="2" end="2" resetval="0x0" description="Event #2" range="" rwaccess="W"/>
    <bitfield id="E1" width="1" begin="1" end="1" resetval="0x0" description="Event #1" range="" rwaccess="W"/>
    <bitfield id="E0" width="1" begin="0" end="0" resetval="0x0" description="Event #0" range="" rwaccess="W"/>
  </register>
  <register id="EDMA_TPCC_OPT_n_0" acronym="EDMA_TPCC_OPT_n_0" offset="0x4000" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_1" acronym="EDMA_TPCC_OPT_n_1" offset="0x4020" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_2" acronym="EDMA_TPCC_OPT_n_2" offset="0x4040" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_3" acronym="EDMA_TPCC_OPT_n_3" offset="0x4060" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_4" acronym="EDMA_TPCC_OPT_n_4" offset="0x4080" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_5" acronym="EDMA_TPCC_OPT_n_5" offset="0x40A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_6" acronym="EDMA_TPCC_OPT_n_6" offset="0x40C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_7" acronym="EDMA_TPCC_OPT_n_7" offset="0x40E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_8" acronym="EDMA_TPCC_OPT_n_8" offset="0x4100" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_9" acronym="EDMA_TPCC_OPT_n_9" offset="0x4120" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_10" acronym="EDMA_TPCC_OPT_n_10" offset="0x4140" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_11" acronym="EDMA_TPCC_OPT_n_11" offset="0x4160" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_12" acronym="EDMA_TPCC_OPT_n_12" offset="0x4180" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_13" acronym="EDMA_TPCC_OPT_n_13" offset="0x41A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_14" acronym="EDMA_TPCC_OPT_n_14" offset="0x41C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_15" acronym="EDMA_TPCC_OPT_n_15" offset="0x41E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_16" acronym="EDMA_TPCC_OPT_n_16" offset="0x4200" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_17" acronym="EDMA_TPCC_OPT_n_17" offset="0x4220" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_18" acronym="EDMA_TPCC_OPT_n_18" offset="0x4240" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_19" acronym="EDMA_TPCC_OPT_n_19" offset="0x4260" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_20" acronym="EDMA_TPCC_OPT_n_20" offset="0x4280" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_21" acronym="EDMA_TPCC_OPT_n_21" offset="0x42A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_22" acronym="EDMA_TPCC_OPT_n_22" offset="0x42C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_23" acronym="EDMA_TPCC_OPT_n_23" offset="0x42E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_24" acronym="EDMA_TPCC_OPT_n_24" offset="0x4300" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_25" acronym="EDMA_TPCC_OPT_n_25" offset="0x4320" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_26" acronym="EDMA_TPCC_OPT_n_26" offset="0x4340" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_27" acronym="EDMA_TPCC_OPT_n_27" offset="0x4360" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_28" acronym="EDMA_TPCC_OPT_n_28" offset="0x4380" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_29" acronym="EDMA_TPCC_OPT_n_29" offset="0x43A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_30" acronym="EDMA_TPCC_OPT_n_30" offset="0x43C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_31" acronym="EDMA_TPCC_OPT_n_31" offset="0x43E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_32" acronym="EDMA_TPCC_OPT_n_32" offset="0x4400" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_33" acronym="EDMA_TPCC_OPT_n_33" offset="0x4420" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_34" acronym="EDMA_TPCC_OPT_n_34" offset="0x4440" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_35" acronym="EDMA_TPCC_OPT_n_35" offset="0x4460" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_36" acronym="EDMA_TPCC_OPT_n_36" offset="0x4480" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_37" acronym="EDMA_TPCC_OPT_n_37" offset="0x44A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_38" acronym="EDMA_TPCC_OPT_n_38" offset="0x44C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_39" acronym="EDMA_TPCC_OPT_n_39" offset="0x44E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_40" acronym="EDMA_TPCC_OPT_n_40" offset="0x4500" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_41" acronym="EDMA_TPCC_OPT_n_41" offset="0x4520" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_42" acronym="EDMA_TPCC_OPT_n_42" offset="0x4540" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_43" acronym="EDMA_TPCC_OPT_n_43" offset="0x4560" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_44" acronym="EDMA_TPCC_OPT_n_44" offset="0x4580" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_45" acronym="EDMA_TPCC_OPT_n_45" offset="0x45A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_46" acronym="EDMA_TPCC_OPT_n_46" offset="0x45C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_47" acronym="EDMA_TPCC_OPT_n_47" offset="0x45E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_48" acronym="EDMA_TPCC_OPT_n_48" offset="0x4600" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_49" acronym="EDMA_TPCC_OPT_n_49" offset="0x4620" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_50" acronym="EDMA_TPCC_OPT_n_50" offset="0x4640" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_51" acronym="EDMA_TPCC_OPT_n_51" offset="0x4660" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_52" acronym="EDMA_TPCC_OPT_n_52" offset="0x4680" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_53" acronym="EDMA_TPCC_OPT_n_53" offset="0x46A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_54" acronym="EDMA_TPCC_OPT_n_54" offset="0x46C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_55" acronym="EDMA_TPCC_OPT_n_55" offset="0x46E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_56" acronym="EDMA_TPCC_OPT_n_56" offset="0x4700" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_57" acronym="EDMA_TPCC_OPT_n_57" offset="0x4720" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_58" acronym="EDMA_TPCC_OPT_n_58" offset="0x4740" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_59" acronym="EDMA_TPCC_OPT_n_59" offset="0x4760" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_60" acronym="EDMA_TPCC_OPT_n_60" offset="0x4780" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_61" acronym="EDMA_TPCC_OPT_n_61" offset="0x47A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_62" acronym="EDMA_TPCC_OPT_n_62" offset="0x47C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_63" acronym="EDMA_TPCC_OPT_n_63" offset="0x47E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_64" acronym="EDMA_TPCC_OPT_n_64" offset="0x4800" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_65" acronym="EDMA_TPCC_OPT_n_65" offset="0x4820" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_66" acronym="EDMA_TPCC_OPT_n_66" offset="0x4840" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_67" acronym="EDMA_TPCC_OPT_n_67" offset="0x4860" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_68" acronym="EDMA_TPCC_OPT_n_68" offset="0x4880" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_69" acronym="EDMA_TPCC_OPT_n_69" offset="0x48A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_70" acronym="EDMA_TPCC_OPT_n_70" offset="0x48C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_71" acronym="EDMA_TPCC_OPT_n_71" offset="0x48E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_72" acronym="EDMA_TPCC_OPT_n_72" offset="0x4900" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_73" acronym="EDMA_TPCC_OPT_n_73" offset="0x4920" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_74" acronym="EDMA_TPCC_OPT_n_74" offset="0x4940" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_75" acronym="EDMA_TPCC_OPT_n_75" offset="0x4960" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_76" acronym="EDMA_TPCC_OPT_n_76" offset="0x4980" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_77" acronym="EDMA_TPCC_OPT_n_77" offset="0x49A0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_78" acronym="EDMA_TPCC_OPT_n_78" offset="0x49C0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_79" acronym="EDMA_TPCC_OPT_n_79" offset="0x49E0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_80" acronym="EDMA_TPCC_OPT_n_80" offset="0x4A00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_81" acronym="EDMA_TPCC_OPT_n_81" offset="0x4A20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_82" acronym="EDMA_TPCC_OPT_n_82" offset="0x4A40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_83" acronym="EDMA_TPCC_OPT_n_83" offset="0x4A60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_84" acronym="EDMA_TPCC_OPT_n_84" offset="0x4A80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_85" acronym="EDMA_TPCC_OPT_n_85" offset="0x4AA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_86" acronym="EDMA_TPCC_OPT_n_86" offset="0x4AC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_87" acronym="EDMA_TPCC_OPT_n_87" offset="0x4AE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_88" acronym="EDMA_TPCC_OPT_n_88" offset="0x4B00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_89" acronym="EDMA_TPCC_OPT_n_89" offset="0x4B20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_90" acronym="EDMA_TPCC_OPT_n_90" offset="0x4B40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_91" acronym="EDMA_TPCC_OPT_n_91" offset="0x4B60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_92" acronym="EDMA_TPCC_OPT_n_92" offset="0x4B80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_93" acronym="EDMA_TPCC_OPT_n_93" offset="0x4BA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_94" acronym="EDMA_TPCC_OPT_n_94" offset="0x4BC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_95" acronym="EDMA_TPCC_OPT_n_95" offset="0x4BE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_96" acronym="EDMA_TPCC_OPT_n_96" offset="0x4C00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_97" acronym="EDMA_TPCC_OPT_n_97" offset="0x4C20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_98" acronym="EDMA_TPCC_OPT_n_98" offset="0x4C40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_99" acronym="EDMA_TPCC_OPT_n_99" offset="0x4C60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_100" acronym="EDMA_TPCC_OPT_n_100" offset="0x4C80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_101" acronym="EDMA_TPCC_OPT_n_101" offset="0x4CA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_102" acronym="EDMA_TPCC_OPT_n_102" offset="0x4CC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_103" acronym="EDMA_TPCC_OPT_n_103" offset="0x4CE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_104" acronym="EDMA_TPCC_OPT_n_104" offset="0x4D00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_105" acronym="EDMA_TPCC_OPT_n_105" offset="0x4D20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_106" acronym="EDMA_TPCC_OPT_n_106" offset="0x4D40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_107" acronym="EDMA_TPCC_OPT_n_107" offset="0x4D60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_108" acronym="EDMA_TPCC_OPT_n_108" offset="0x4D80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_109" acronym="EDMA_TPCC_OPT_n_109" offset="0x4DA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_110" acronym="EDMA_TPCC_OPT_n_110" offset="0x4DC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_111" acronym="EDMA_TPCC_OPT_n_111" offset="0x4DE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_112" acronym="EDMA_TPCC_OPT_n_112" offset="0x4E00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_113" acronym="EDMA_TPCC_OPT_n_113" offset="0x4E20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_114" acronym="EDMA_TPCC_OPT_n_114" offset="0x4E40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_115" acronym="EDMA_TPCC_OPT_n_115" offset="0x4E60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_116" acronym="EDMA_TPCC_OPT_n_116" offset="0x4E80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_117" acronym="EDMA_TPCC_OPT_n_117" offset="0x4EA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_118" acronym="EDMA_TPCC_OPT_n_118" offset="0x4EC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_119" acronym="EDMA_TPCC_OPT_n_119" offset="0x4EE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_120" acronym="EDMA_TPCC_OPT_n_120" offset="0x4F00" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_121" acronym="EDMA_TPCC_OPT_n_121" offset="0x4F20" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_122" acronym="EDMA_TPCC_OPT_n_122" offset="0x4F40" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_123" acronym="EDMA_TPCC_OPT_n_123" offset="0x4F60" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_124" acronym="EDMA_TPCC_OPT_n_124" offset="0x4F80" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_125" acronym="EDMA_TPCC_OPT_n_125" offset="0x4FA0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_126" acronym="EDMA_TPCC_OPT_n_126" offset="0x4FC0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_OPT_n_127" acronym="EDMA_TPCC_OPT_n_127" offset="0x4FE0" width="32" description="Options Parameter">
    <bitfield id="PRIV" width="1" begin="31" end="31" resetval="0x0" description="Privilege level privilege level (supervisor vs. user) for the host/cpu/dma that programmed this PaRAM Entry. Value is set with the vbus priv value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R">
      <bitenum value="0" id="User_level_privilege" token="PRIV_0" description="User level privilege"/>
      <bitenum value="1" id="Supervisor_level_privilege" token="PRIV_1" description="Supervisor level privilege"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="27" end="24" resetval="0x0" description="Privilege ID Privilege ID for the external host/cpu/dma that programmed this PaRAM Entry. This value is set with the vbus privid value when any part of the PaRAM Entry is written. Not writeable via vbus wdata bus. Is readable via VBus rdata bus." range="" rwaccess="R"/>
    <bitfield id="ITCCHEN" width="1" begin="23" end="23" resetval="0x0" description="Intermediate transfer completion chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCCHEN_0" description="Intermediate transfer complete chaining is disabled."/>
      <bitenum value="1" id="1" token="ITCCHEN_1" description="Intermediate transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer complete chaining enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_complete_chaining_is_disabled." token="TCCHEN_0" description="Transfer complete chaining is disabled."/>
      <bitenum value="1" id="Transfer_complete_chaining_is_enabled." token="TCCHEN_1" description="Transfer complete chaining is enabled."/>
    </bitfield>
    <bitfield id="ITCINTEN" width="1" begin="21" end="21" resetval="0x0" description="Intermediate transfer completion interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITCINTEN_0" description="Intermediate transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="ITCINTEN_1" description="Intermediate transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TCINTEN_0" description="Transfer complete interrupt is disabled."/>
      <bitenum value="1" id="1" token="TCINTEN_1" description="Transfer complete interrupt is enabled (corresponding[TCC] bit must be set to 1 to generate interrupt)"/>
    </bitfield>
    <bitfield id="WIMODE" width="1" begin="19" end="19" resetval="0x0" description="Backward compatibility mode" range="" rwaccess="RW">
      <bitenum value="0" id="Normal_operation" token="WIMODE_0" description="Normal operation"/>
      <bitenum value="1" id="WI_BCNT_TR_ACNT_TR_1" token="WIMODE_1" description="WI Backwards Compatibility mode, forces BCNT to be adjusted by '1' upon TR submission (0 means 1, 1 means 2, ... ) and forces ACNT to be treated as a word-count (left shifted by 2 by hardware to create byte cnt for TR submission)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer Complete Code The 6-bit code is used to set the relevant bit in EDMA_TPCC_CER (bit EDMA_TPCC_CER[TCC]) for chaining or in EDMA_TPCC_IER (bit EDMA_TPCC_IER[TCC]) for interrupts." range="" rwaccess="RW"/>
    <bitfield id="TCCMODE" width="1" begin="11" end="11" resetval="0x0" description="Transfer complete code mode: Indicates the point at which a transfer is considered completed. Applies to both chaining and interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="A_CC_TC_0" token="TCCMODE_0" description="Normal Completion. A transfer is considered completed after the transfer parameters are returned to the CC from the TC (which was returned from the peripheral)"/>
      <bitenum value="1" id="A_CC_TR_TC._CC_1" token="TCCMODE_1" description="Early Completion, A transfer is considered completed after the CC submits a TR to the TC. CC generates completion code internally."/>
    </bitfield>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width: Applies if either SAM or DAM is set to FIFO mode. Pass-thru to TC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC" width="1" begin="3" end="3" resetval="0x0" description="Static Entry" range="" rwaccess="RW">
      <bitenum value="0" id="Entry_is_updated_as_normal" token="STATIC_0" description="Entry is updated as normal"/>
      <bitenum value="1" id="TRP_1" token="STATIC_1" description="Entry is static, Count and Address updates are not updated after TRP is submitted. Linking is not performed."/>
    </bitfield>
    <bitfield id="SYNCDIM" width="1" begin="2" end="2" resetval="0x0" description="Transfer Synchronization Dimension:" range="" rwaccess="RW">
      <bitenum value="0" id="ACNT_0" token="SYNCDIM_0" description="A-Sync, Each event triggers the transfer of ACNT elements."/>
      <bitenum value="1" id="BCNT_ACNT_1" token="SYNCDIM_1" description="AB-Sync, Each event triggers the transfer of BCNT arrays of ACNT elements."/>
    </bitfield>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination Address Mode: Destination Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="DAM_0" description="INCR, Dst addressing within an array increments. Dst is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="DAM_1" description="FIFO, Dst addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source Address Mode: Source Address Mode within an array. Pass-thru to TC." range="" rwaccess="RW">
      <bitenum value="0" id="INCR,_FIFO._0" token="SAM_0" description="INCR, Src addressing within an array increments. Source is not a FIFO."/>
      <bitenum value="1" id="FIFO,_FIFO_1" token="SAM_1" description="FIFO, Src addressing within an array wraps around upon reaching FIFO width."/>
    </bitfield>
  </register>
  <register id="EDMA_TPCC_SRC_n_0" acronym="EDMA_TPCC_SRC_n_0" offset="0x4004" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_1" acronym="EDMA_TPCC_SRC_n_1" offset="0x4024" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_2" acronym="EDMA_TPCC_SRC_n_2" offset="0x4044" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_3" acronym="EDMA_TPCC_SRC_n_3" offset="0x4064" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_4" acronym="EDMA_TPCC_SRC_n_4" offset="0x4084" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_5" acronym="EDMA_TPCC_SRC_n_5" offset="0x40A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_6" acronym="EDMA_TPCC_SRC_n_6" offset="0x40C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_7" acronym="EDMA_TPCC_SRC_n_7" offset="0x40E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_8" acronym="EDMA_TPCC_SRC_n_8" offset="0x4104" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_9" acronym="EDMA_TPCC_SRC_n_9" offset="0x4124" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_10" acronym="EDMA_TPCC_SRC_n_10" offset="0x4144" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_11" acronym="EDMA_TPCC_SRC_n_11" offset="0x4164" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_12" acronym="EDMA_TPCC_SRC_n_12" offset="0x4184" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_13" acronym="EDMA_TPCC_SRC_n_13" offset="0x41A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_14" acronym="EDMA_TPCC_SRC_n_14" offset="0x41C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_15" acronym="EDMA_TPCC_SRC_n_15" offset="0x41E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_16" acronym="EDMA_TPCC_SRC_n_16" offset="0x4204" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_17" acronym="EDMA_TPCC_SRC_n_17" offset="0x4224" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_18" acronym="EDMA_TPCC_SRC_n_18" offset="0x4244" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_19" acronym="EDMA_TPCC_SRC_n_19" offset="0x4264" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_20" acronym="EDMA_TPCC_SRC_n_20" offset="0x4284" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_21" acronym="EDMA_TPCC_SRC_n_21" offset="0x42A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_22" acronym="EDMA_TPCC_SRC_n_22" offset="0x42C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_23" acronym="EDMA_TPCC_SRC_n_23" offset="0x42E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_24" acronym="EDMA_TPCC_SRC_n_24" offset="0x4304" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_25" acronym="EDMA_TPCC_SRC_n_25" offset="0x4324" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_26" acronym="EDMA_TPCC_SRC_n_26" offset="0x4344" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_27" acronym="EDMA_TPCC_SRC_n_27" offset="0x4364" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_28" acronym="EDMA_TPCC_SRC_n_28" offset="0x4384" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_29" acronym="EDMA_TPCC_SRC_n_29" offset="0x43A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_30" acronym="EDMA_TPCC_SRC_n_30" offset="0x43C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_31" acronym="EDMA_TPCC_SRC_n_31" offset="0x43E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_32" acronym="EDMA_TPCC_SRC_n_32" offset="0x4404" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_33" acronym="EDMA_TPCC_SRC_n_33" offset="0x4424" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_34" acronym="EDMA_TPCC_SRC_n_34" offset="0x4444" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_35" acronym="EDMA_TPCC_SRC_n_35" offset="0x4464" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_36" acronym="EDMA_TPCC_SRC_n_36" offset="0x4484" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_37" acronym="EDMA_TPCC_SRC_n_37" offset="0x44A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_38" acronym="EDMA_TPCC_SRC_n_38" offset="0x44C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_39" acronym="EDMA_TPCC_SRC_n_39" offset="0x44E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_40" acronym="EDMA_TPCC_SRC_n_40" offset="0x4504" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_41" acronym="EDMA_TPCC_SRC_n_41" offset="0x4524" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_42" acronym="EDMA_TPCC_SRC_n_42" offset="0x4544" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_43" acronym="EDMA_TPCC_SRC_n_43" offset="0x4564" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_44" acronym="EDMA_TPCC_SRC_n_44" offset="0x4584" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_45" acronym="EDMA_TPCC_SRC_n_45" offset="0x45A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_46" acronym="EDMA_TPCC_SRC_n_46" offset="0x45C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_47" acronym="EDMA_TPCC_SRC_n_47" offset="0x45E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_48" acronym="EDMA_TPCC_SRC_n_48" offset="0x4604" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_49" acronym="EDMA_TPCC_SRC_n_49" offset="0x4624" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_50" acronym="EDMA_TPCC_SRC_n_50" offset="0x4644" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_51" acronym="EDMA_TPCC_SRC_n_51" offset="0x4664" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_52" acronym="EDMA_TPCC_SRC_n_52" offset="0x4684" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_53" acronym="EDMA_TPCC_SRC_n_53" offset="0x46A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_54" acronym="EDMA_TPCC_SRC_n_54" offset="0x46C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_55" acronym="EDMA_TPCC_SRC_n_55" offset="0x46E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_56" acronym="EDMA_TPCC_SRC_n_56" offset="0x4704" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_57" acronym="EDMA_TPCC_SRC_n_57" offset="0x4724" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_58" acronym="EDMA_TPCC_SRC_n_58" offset="0x4744" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_59" acronym="EDMA_TPCC_SRC_n_59" offset="0x4764" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_60" acronym="EDMA_TPCC_SRC_n_60" offset="0x4784" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_61" acronym="EDMA_TPCC_SRC_n_61" offset="0x47A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_62" acronym="EDMA_TPCC_SRC_n_62" offset="0x47C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_63" acronym="EDMA_TPCC_SRC_n_63" offset="0x47E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_64" acronym="EDMA_TPCC_SRC_n_64" offset="0x4804" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_65" acronym="EDMA_TPCC_SRC_n_65" offset="0x4824" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_66" acronym="EDMA_TPCC_SRC_n_66" offset="0x4844" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_67" acronym="EDMA_TPCC_SRC_n_67" offset="0x4864" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_68" acronym="EDMA_TPCC_SRC_n_68" offset="0x4884" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_69" acronym="EDMA_TPCC_SRC_n_69" offset="0x48A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_70" acronym="EDMA_TPCC_SRC_n_70" offset="0x48C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_71" acronym="EDMA_TPCC_SRC_n_71" offset="0x48E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_72" acronym="EDMA_TPCC_SRC_n_72" offset="0x4904" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_73" acronym="EDMA_TPCC_SRC_n_73" offset="0x4924" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_74" acronym="EDMA_TPCC_SRC_n_74" offset="0x4944" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_75" acronym="EDMA_TPCC_SRC_n_75" offset="0x4964" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_76" acronym="EDMA_TPCC_SRC_n_76" offset="0x4984" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_77" acronym="EDMA_TPCC_SRC_n_77" offset="0x49A4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_78" acronym="EDMA_TPCC_SRC_n_78" offset="0x49C4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_79" acronym="EDMA_TPCC_SRC_n_79" offset="0x49E4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_80" acronym="EDMA_TPCC_SRC_n_80" offset="0x4A04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_81" acronym="EDMA_TPCC_SRC_n_81" offset="0x4A24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_82" acronym="EDMA_TPCC_SRC_n_82" offset="0x4A44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_83" acronym="EDMA_TPCC_SRC_n_83" offset="0x4A64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_84" acronym="EDMA_TPCC_SRC_n_84" offset="0x4A84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_85" acronym="EDMA_TPCC_SRC_n_85" offset="0x4AA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_86" acronym="EDMA_TPCC_SRC_n_86" offset="0x4AC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_87" acronym="EDMA_TPCC_SRC_n_87" offset="0x4AE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_88" acronym="EDMA_TPCC_SRC_n_88" offset="0x4B04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_89" acronym="EDMA_TPCC_SRC_n_89" offset="0x4B24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_90" acronym="EDMA_TPCC_SRC_n_90" offset="0x4B44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_91" acronym="EDMA_TPCC_SRC_n_91" offset="0x4B64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_92" acronym="EDMA_TPCC_SRC_n_92" offset="0x4B84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_93" acronym="EDMA_TPCC_SRC_n_93" offset="0x4BA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_94" acronym="EDMA_TPCC_SRC_n_94" offset="0x4BC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_95" acronym="EDMA_TPCC_SRC_n_95" offset="0x4BE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_96" acronym="EDMA_TPCC_SRC_n_96" offset="0x4C04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_97" acronym="EDMA_TPCC_SRC_n_97" offset="0x4C24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_98" acronym="EDMA_TPCC_SRC_n_98" offset="0x4C44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_99" acronym="EDMA_TPCC_SRC_n_99" offset="0x4C64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_100" acronym="EDMA_TPCC_SRC_n_100" offset="0x4C84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_101" acronym="EDMA_TPCC_SRC_n_101" offset="0x4CA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_102" acronym="EDMA_TPCC_SRC_n_102" offset="0x4CC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_103" acronym="EDMA_TPCC_SRC_n_103" offset="0x4CE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_104" acronym="EDMA_TPCC_SRC_n_104" offset="0x4D04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_105" acronym="EDMA_TPCC_SRC_n_105" offset="0x4D24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_106" acronym="EDMA_TPCC_SRC_n_106" offset="0x4D44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_107" acronym="EDMA_TPCC_SRC_n_107" offset="0x4D64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_108" acronym="EDMA_TPCC_SRC_n_108" offset="0x4D84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_109" acronym="EDMA_TPCC_SRC_n_109" offset="0x4DA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_110" acronym="EDMA_TPCC_SRC_n_110" offset="0x4DC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_111" acronym="EDMA_TPCC_SRC_n_111" offset="0x4DE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_112" acronym="EDMA_TPCC_SRC_n_112" offset="0x4E04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_113" acronym="EDMA_TPCC_SRC_n_113" offset="0x4E24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_114" acronym="EDMA_TPCC_SRC_n_114" offset="0x4E44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_115" acronym="EDMA_TPCC_SRC_n_115" offset="0x4E64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_116" acronym="EDMA_TPCC_SRC_n_116" offset="0x4E84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_117" acronym="EDMA_TPCC_SRC_n_117" offset="0x4EA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_118" acronym="EDMA_TPCC_SRC_n_118" offset="0x4EC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_119" acronym="EDMA_TPCC_SRC_n_119" offset="0x4EE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_120" acronym="EDMA_TPCC_SRC_n_120" offset="0x4F04" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_121" acronym="EDMA_TPCC_SRC_n_121" offset="0x4F24" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_122" acronym="EDMA_TPCC_SRC_n_122" offset="0x4F44" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_123" acronym="EDMA_TPCC_SRC_n_123" offset="0x4F64" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_124" acronym="EDMA_TPCC_SRC_n_124" offset="0x4F84" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_125" acronym="EDMA_TPCC_SRC_n_125" offset="0x4FA4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_126" acronym="EDMA_TPCC_SRC_n_126" offset="0x4FC4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_SRC_n_127" acronym="EDMA_TPCC_SRC_n_127" offset="0x4FE4" width="32" description="Source Address">
    <bitfield id="SRC" width="32" begin="31" end="0" resetval="0x0" description="Source Address The 32-bit source address parameters specify the starting byte address of the source. If SAM is set to FIFO mode then the user should program the Source address to be aligned to the value specified by the EDMA_TPCC_OPT_n[10:8] FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_0" acronym="EDMA_TPCC_ABCNT_n_0" offset="0x4008" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_1" acronym="EDMA_TPCC_ABCNT_n_1" offset="0x4028" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_2" acronym="EDMA_TPCC_ABCNT_n_2" offset="0x4048" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_3" acronym="EDMA_TPCC_ABCNT_n_3" offset="0x4068" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_4" acronym="EDMA_TPCC_ABCNT_n_4" offset="0x4088" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_5" acronym="EDMA_TPCC_ABCNT_n_5" offset="0x40A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_6" acronym="EDMA_TPCC_ABCNT_n_6" offset="0x40C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_7" acronym="EDMA_TPCC_ABCNT_n_7" offset="0x40E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_8" acronym="EDMA_TPCC_ABCNT_n_8" offset="0x4108" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_9" acronym="EDMA_TPCC_ABCNT_n_9" offset="0x4128" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_10" acronym="EDMA_TPCC_ABCNT_n_10" offset="0x4148" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_11" acronym="EDMA_TPCC_ABCNT_n_11" offset="0x4168" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_12" acronym="EDMA_TPCC_ABCNT_n_12" offset="0x4188" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_13" acronym="EDMA_TPCC_ABCNT_n_13" offset="0x41A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_14" acronym="EDMA_TPCC_ABCNT_n_14" offset="0x41C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_15" acronym="EDMA_TPCC_ABCNT_n_15" offset="0x41E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_16" acronym="EDMA_TPCC_ABCNT_n_16" offset="0x4208" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_17" acronym="EDMA_TPCC_ABCNT_n_17" offset="0x4228" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_18" acronym="EDMA_TPCC_ABCNT_n_18" offset="0x4248" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_19" acronym="EDMA_TPCC_ABCNT_n_19" offset="0x4268" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_20" acronym="EDMA_TPCC_ABCNT_n_20" offset="0x4288" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_21" acronym="EDMA_TPCC_ABCNT_n_21" offset="0x42A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_22" acronym="EDMA_TPCC_ABCNT_n_22" offset="0x42C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_23" acronym="EDMA_TPCC_ABCNT_n_23" offset="0x42E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_24" acronym="EDMA_TPCC_ABCNT_n_24" offset="0x4308" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_25" acronym="EDMA_TPCC_ABCNT_n_25" offset="0x4328" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_26" acronym="EDMA_TPCC_ABCNT_n_26" offset="0x4348" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_27" acronym="EDMA_TPCC_ABCNT_n_27" offset="0x4368" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_28" acronym="EDMA_TPCC_ABCNT_n_28" offset="0x4388" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_29" acronym="EDMA_TPCC_ABCNT_n_29" offset="0x43A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_30" acronym="EDMA_TPCC_ABCNT_n_30" offset="0x43C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_31" acronym="EDMA_TPCC_ABCNT_n_31" offset="0x43E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_32" acronym="EDMA_TPCC_ABCNT_n_32" offset="0x4408" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_33" acronym="EDMA_TPCC_ABCNT_n_33" offset="0x4428" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_34" acronym="EDMA_TPCC_ABCNT_n_34" offset="0x4448" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_35" acronym="EDMA_TPCC_ABCNT_n_35" offset="0x4468" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_36" acronym="EDMA_TPCC_ABCNT_n_36" offset="0x4488" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_37" acronym="EDMA_TPCC_ABCNT_n_37" offset="0x44A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_38" acronym="EDMA_TPCC_ABCNT_n_38" offset="0x44C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_39" acronym="EDMA_TPCC_ABCNT_n_39" offset="0x44E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_40" acronym="EDMA_TPCC_ABCNT_n_40" offset="0x4508" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_41" acronym="EDMA_TPCC_ABCNT_n_41" offset="0x4528" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_42" acronym="EDMA_TPCC_ABCNT_n_42" offset="0x4548" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_43" acronym="EDMA_TPCC_ABCNT_n_43" offset="0x4568" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_44" acronym="EDMA_TPCC_ABCNT_n_44" offset="0x4588" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_45" acronym="EDMA_TPCC_ABCNT_n_45" offset="0x45A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_46" acronym="EDMA_TPCC_ABCNT_n_46" offset="0x45C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_47" acronym="EDMA_TPCC_ABCNT_n_47" offset="0x45E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_48" acronym="EDMA_TPCC_ABCNT_n_48" offset="0x4608" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_49" acronym="EDMA_TPCC_ABCNT_n_49" offset="0x4628" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_50" acronym="EDMA_TPCC_ABCNT_n_50" offset="0x4648" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_51" acronym="EDMA_TPCC_ABCNT_n_51" offset="0x4668" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_52" acronym="EDMA_TPCC_ABCNT_n_52" offset="0x4688" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_53" acronym="EDMA_TPCC_ABCNT_n_53" offset="0x46A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_54" acronym="EDMA_TPCC_ABCNT_n_54" offset="0x46C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_55" acronym="EDMA_TPCC_ABCNT_n_55" offset="0x46E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_56" acronym="EDMA_TPCC_ABCNT_n_56" offset="0x4708" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_57" acronym="EDMA_TPCC_ABCNT_n_57" offset="0x4728" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_58" acronym="EDMA_TPCC_ABCNT_n_58" offset="0x4748" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_59" acronym="EDMA_TPCC_ABCNT_n_59" offset="0x4768" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_60" acronym="EDMA_TPCC_ABCNT_n_60" offset="0x4788" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_61" acronym="EDMA_TPCC_ABCNT_n_61" offset="0x47A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_62" acronym="EDMA_TPCC_ABCNT_n_62" offset="0x47C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_63" acronym="EDMA_TPCC_ABCNT_n_63" offset="0x47E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_64" acronym="EDMA_TPCC_ABCNT_n_64" offset="0x4808" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_65" acronym="EDMA_TPCC_ABCNT_n_65" offset="0x4828" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_66" acronym="EDMA_TPCC_ABCNT_n_66" offset="0x4848" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_67" acronym="EDMA_TPCC_ABCNT_n_67" offset="0x4868" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_68" acronym="EDMA_TPCC_ABCNT_n_68" offset="0x4888" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_69" acronym="EDMA_TPCC_ABCNT_n_69" offset="0x48A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_70" acronym="EDMA_TPCC_ABCNT_n_70" offset="0x48C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_71" acronym="EDMA_TPCC_ABCNT_n_71" offset="0x48E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_72" acronym="EDMA_TPCC_ABCNT_n_72" offset="0x4908" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_73" acronym="EDMA_TPCC_ABCNT_n_73" offset="0x4928" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_74" acronym="EDMA_TPCC_ABCNT_n_74" offset="0x4948" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_75" acronym="EDMA_TPCC_ABCNT_n_75" offset="0x4968" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_76" acronym="EDMA_TPCC_ABCNT_n_76" offset="0x4988" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_77" acronym="EDMA_TPCC_ABCNT_n_77" offset="0x49A8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_78" acronym="EDMA_TPCC_ABCNT_n_78" offset="0x49C8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_79" acronym="EDMA_TPCC_ABCNT_n_79" offset="0x49E8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_80" acronym="EDMA_TPCC_ABCNT_n_80" offset="0x4A08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_81" acronym="EDMA_TPCC_ABCNT_n_81" offset="0x4A28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_82" acronym="EDMA_TPCC_ABCNT_n_82" offset="0x4A48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_83" acronym="EDMA_TPCC_ABCNT_n_83" offset="0x4A68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_84" acronym="EDMA_TPCC_ABCNT_n_84" offset="0x4A88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_85" acronym="EDMA_TPCC_ABCNT_n_85" offset="0x4AA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_86" acronym="EDMA_TPCC_ABCNT_n_86" offset="0x4AC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_87" acronym="EDMA_TPCC_ABCNT_n_87" offset="0x4AE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_88" acronym="EDMA_TPCC_ABCNT_n_88" offset="0x4B08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_89" acronym="EDMA_TPCC_ABCNT_n_89" offset="0x4B28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_90" acronym="EDMA_TPCC_ABCNT_n_90" offset="0x4B48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_91" acronym="EDMA_TPCC_ABCNT_n_91" offset="0x4B68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_92" acronym="EDMA_TPCC_ABCNT_n_92" offset="0x4B88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_93" acronym="EDMA_TPCC_ABCNT_n_93" offset="0x4BA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_94" acronym="EDMA_TPCC_ABCNT_n_94" offset="0x4BC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_95" acronym="EDMA_TPCC_ABCNT_n_95" offset="0x4BE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_96" acronym="EDMA_TPCC_ABCNT_n_96" offset="0x4C08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_97" acronym="EDMA_TPCC_ABCNT_n_97" offset="0x4C28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_98" acronym="EDMA_TPCC_ABCNT_n_98" offset="0x4C48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_99" acronym="EDMA_TPCC_ABCNT_n_99" offset="0x4C68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_100" acronym="EDMA_TPCC_ABCNT_n_100" offset="0x4C88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_101" acronym="EDMA_TPCC_ABCNT_n_101" offset="0x4CA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_102" acronym="EDMA_TPCC_ABCNT_n_102" offset="0x4CC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_103" acronym="EDMA_TPCC_ABCNT_n_103" offset="0x4CE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_104" acronym="EDMA_TPCC_ABCNT_n_104" offset="0x4D08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_105" acronym="EDMA_TPCC_ABCNT_n_105" offset="0x4D28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_106" acronym="EDMA_TPCC_ABCNT_n_106" offset="0x4D48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_107" acronym="EDMA_TPCC_ABCNT_n_107" offset="0x4D68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_108" acronym="EDMA_TPCC_ABCNT_n_108" offset="0x4D88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_109" acronym="EDMA_TPCC_ABCNT_n_109" offset="0x4DA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_110" acronym="EDMA_TPCC_ABCNT_n_110" offset="0x4DC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_111" acronym="EDMA_TPCC_ABCNT_n_111" offset="0x4DE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_112" acronym="EDMA_TPCC_ABCNT_n_112" offset="0x4E08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_113" acronym="EDMA_TPCC_ABCNT_n_113" offset="0x4E28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_114" acronym="EDMA_TPCC_ABCNT_n_114" offset="0x4E48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_115" acronym="EDMA_TPCC_ABCNT_n_115" offset="0x4E68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_116" acronym="EDMA_TPCC_ABCNT_n_116" offset="0x4E88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_117" acronym="EDMA_TPCC_ABCNT_n_117" offset="0x4EA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_118" acronym="EDMA_TPCC_ABCNT_n_118" offset="0x4EC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_119" acronym="EDMA_TPCC_ABCNT_n_119" offset="0x4EE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_120" acronym="EDMA_TPCC_ABCNT_n_120" offset="0x4F08" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_121" acronym="EDMA_TPCC_ABCNT_n_121" offset="0x4F28" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_122" acronym="EDMA_TPCC_ABCNT_n_122" offset="0x4F48" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_123" acronym="EDMA_TPCC_ABCNT_n_123" offset="0x4F68" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_124" acronym="EDMA_TPCC_ABCNT_n_124" offset="0x4F88" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_125" acronym="EDMA_TPCC_ABCNT_n_125" offset="0x4FA8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_126" acronym="EDMA_TPCC_ABCNT_n_126" offset="0x4FC8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_ABCNT_n_127" acronym="EDMA_TPCC_ABCNT_n_127" offset="0x4FE8" width="32" description="A and B byte count">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="BCNT: Count for 2nd Dimension: BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT can be anywhere between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K-1 arrays). BCNT=1 means 1 array in the frame, and BCNT=0 means 0 arrays in the frame. In normal mode, a BCNT of '0' is considered as either a Null or Dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set, then the programmed BCNT value will be incremented by '1' before submission to TC. I.e., 0 means 1, 1 means 2, 2 means 3, ..., 0xFFFE means 0xFFFF. A value of 0xFFFF is an illegal value that will be treated as a Null TR." range="" rwaccess="RW"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="ACNT: number of bytes in 1st dimension: ACNT represents the number of bytes within the first dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K-1 bytes). ACNT must be greater than or equal to '1' for a TR to be submitted to TC. An ACNT of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. If the EDMA_TPCC_OPT_n.WIMODE bit is set then the ACNT field represents a word count. The CC must internally multiply by 4 to translate the word count to a byte count prior to submission to the TC. The 2 MSBs of the 16-bit ACNT are reserved and should always be written as 'b00 by the user. If user writes a value other than 0, it will still be treated as 0 since the multiply-by-4 operation (to translate between a word count and a byte count) will drop the 2 msbits. For dummy and null transfer definition, the ACNT definition will disregard the 2 msbits. I.e., a programmed ACNT value of 0x8000 in WI-mode will be treated as 0 byte transfer, resulting in null or dummy operation dependent on the state of BCNT and CCNT." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_0" acronym="EDMA_TPCC_DST_n_0" offset="0x400C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_1" acronym="EDMA_TPCC_DST_n_1" offset="0x402C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_2" acronym="EDMA_TPCC_DST_n_2" offset="0x404C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_3" acronym="EDMA_TPCC_DST_n_3" offset="0x406C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_4" acronym="EDMA_TPCC_DST_n_4" offset="0x408C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_5" acronym="EDMA_TPCC_DST_n_5" offset="0x40AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_6" acronym="EDMA_TPCC_DST_n_6" offset="0x40CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_7" acronym="EDMA_TPCC_DST_n_7" offset="0x40EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_8" acronym="EDMA_TPCC_DST_n_8" offset="0x410C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_9" acronym="EDMA_TPCC_DST_n_9" offset="0x412C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_10" acronym="EDMA_TPCC_DST_n_10" offset="0x414C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_11" acronym="EDMA_TPCC_DST_n_11" offset="0x416C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_12" acronym="EDMA_TPCC_DST_n_12" offset="0x418C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_13" acronym="EDMA_TPCC_DST_n_13" offset="0x41AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_14" acronym="EDMA_TPCC_DST_n_14" offset="0x41CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_15" acronym="EDMA_TPCC_DST_n_15" offset="0x41EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_16" acronym="EDMA_TPCC_DST_n_16" offset="0x420C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_17" acronym="EDMA_TPCC_DST_n_17" offset="0x422C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_18" acronym="EDMA_TPCC_DST_n_18" offset="0x424C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_19" acronym="EDMA_TPCC_DST_n_19" offset="0x426C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_20" acronym="EDMA_TPCC_DST_n_20" offset="0x428C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_21" acronym="EDMA_TPCC_DST_n_21" offset="0x42AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_22" acronym="EDMA_TPCC_DST_n_22" offset="0x42CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_23" acronym="EDMA_TPCC_DST_n_23" offset="0x42EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_24" acronym="EDMA_TPCC_DST_n_24" offset="0x430C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_25" acronym="EDMA_TPCC_DST_n_25" offset="0x432C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_26" acronym="EDMA_TPCC_DST_n_26" offset="0x434C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_27" acronym="EDMA_TPCC_DST_n_27" offset="0x436C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_28" acronym="EDMA_TPCC_DST_n_28" offset="0x438C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_29" acronym="EDMA_TPCC_DST_n_29" offset="0x43AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_30" acronym="EDMA_TPCC_DST_n_30" offset="0x43CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_31" acronym="EDMA_TPCC_DST_n_31" offset="0x43EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_32" acronym="EDMA_TPCC_DST_n_32" offset="0x440C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_33" acronym="EDMA_TPCC_DST_n_33" offset="0x442C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_34" acronym="EDMA_TPCC_DST_n_34" offset="0x444C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_35" acronym="EDMA_TPCC_DST_n_35" offset="0x446C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_36" acronym="EDMA_TPCC_DST_n_36" offset="0x448C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_37" acronym="EDMA_TPCC_DST_n_37" offset="0x44AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_38" acronym="EDMA_TPCC_DST_n_38" offset="0x44CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_39" acronym="EDMA_TPCC_DST_n_39" offset="0x44EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_40" acronym="EDMA_TPCC_DST_n_40" offset="0x450C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_41" acronym="EDMA_TPCC_DST_n_41" offset="0x452C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_42" acronym="EDMA_TPCC_DST_n_42" offset="0x454C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_43" acronym="EDMA_TPCC_DST_n_43" offset="0x456C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_44" acronym="EDMA_TPCC_DST_n_44" offset="0x458C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_45" acronym="EDMA_TPCC_DST_n_45" offset="0x45AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_46" acronym="EDMA_TPCC_DST_n_46" offset="0x45CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_47" acronym="EDMA_TPCC_DST_n_47" offset="0x45EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_48" acronym="EDMA_TPCC_DST_n_48" offset="0x460C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_49" acronym="EDMA_TPCC_DST_n_49" offset="0x462C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_50" acronym="EDMA_TPCC_DST_n_50" offset="0x464C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_51" acronym="EDMA_TPCC_DST_n_51" offset="0x466C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_52" acronym="EDMA_TPCC_DST_n_52" offset="0x468C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_53" acronym="EDMA_TPCC_DST_n_53" offset="0x46AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_54" acronym="EDMA_TPCC_DST_n_54" offset="0x46CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_55" acronym="EDMA_TPCC_DST_n_55" offset="0x46EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_56" acronym="EDMA_TPCC_DST_n_56" offset="0x470C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_57" acronym="EDMA_TPCC_DST_n_57" offset="0x472C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_58" acronym="EDMA_TPCC_DST_n_58" offset="0x474C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_59" acronym="EDMA_TPCC_DST_n_59" offset="0x476C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_60" acronym="EDMA_TPCC_DST_n_60" offset="0x478C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_61" acronym="EDMA_TPCC_DST_n_61" offset="0x47AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_62" acronym="EDMA_TPCC_DST_n_62" offset="0x47CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_63" acronym="EDMA_TPCC_DST_n_63" offset="0x47EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_64" acronym="EDMA_TPCC_DST_n_64" offset="0x480C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_65" acronym="EDMA_TPCC_DST_n_65" offset="0x482C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_66" acronym="EDMA_TPCC_DST_n_66" offset="0x484C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_67" acronym="EDMA_TPCC_DST_n_67" offset="0x486C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_68" acronym="EDMA_TPCC_DST_n_68" offset="0x488C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_69" acronym="EDMA_TPCC_DST_n_69" offset="0x48AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_70" acronym="EDMA_TPCC_DST_n_70" offset="0x48CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_71" acronym="EDMA_TPCC_DST_n_71" offset="0x48EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_72" acronym="EDMA_TPCC_DST_n_72" offset="0x490C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_73" acronym="EDMA_TPCC_DST_n_73" offset="0x492C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_74" acronym="EDMA_TPCC_DST_n_74" offset="0x494C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_75" acronym="EDMA_TPCC_DST_n_75" offset="0x496C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_76" acronym="EDMA_TPCC_DST_n_76" offset="0x498C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_77" acronym="EDMA_TPCC_DST_n_77" offset="0x49AC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_78" acronym="EDMA_TPCC_DST_n_78" offset="0x49CC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_79" acronym="EDMA_TPCC_DST_n_79" offset="0x49EC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_80" acronym="EDMA_TPCC_DST_n_80" offset="0x4A0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_81" acronym="EDMA_TPCC_DST_n_81" offset="0x4A2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_82" acronym="EDMA_TPCC_DST_n_82" offset="0x4A4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_83" acronym="EDMA_TPCC_DST_n_83" offset="0x4A6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_84" acronym="EDMA_TPCC_DST_n_84" offset="0x4A8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_85" acronym="EDMA_TPCC_DST_n_85" offset="0x4AAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_86" acronym="EDMA_TPCC_DST_n_86" offset="0x4ACC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_87" acronym="EDMA_TPCC_DST_n_87" offset="0x4AEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_88" acronym="EDMA_TPCC_DST_n_88" offset="0x4B0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_89" acronym="EDMA_TPCC_DST_n_89" offset="0x4B2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_90" acronym="EDMA_TPCC_DST_n_90" offset="0x4B4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_91" acronym="EDMA_TPCC_DST_n_91" offset="0x4B6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_92" acronym="EDMA_TPCC_DST_n_92" offset="0x4B8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_93" acronym="EDMA_TPCC_DST_n_93" offset="0x4BAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_94" acronym="EDMA_TPCC_DST_n_94" offset="0x4BCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_95" acronym="EDMA_TPCC_DST_n_95" offset="0x4BEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_96" acronym="EDMA_TPCC_DST_n_96" offset="0x4C0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_97" acronym="EDMA_TPCC_DST_n_97" offset="0x4C2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_98" acronym="EDMA_TPCC_DST_n_98" offset="0x4C4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_99" acronym="EDMA_TPCC_DST_n_99" offset="0x4C6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_100" acronym="EDMA_TPCC_DST_n_100" offset="0x4C8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_101" acronym="EDMA_TPCC_DST_n_101" offset="0x4CAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_102" acronym="EDMA_TPCC_DST_n_102" offset="0x4CCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_103" acronym="EDMA_TPCC_DST_n_103" offset="0x4CEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_104" acronym="EDMA_TPCC_DST_n_104" offset="0x4D0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_105" acronym="EDMA_TPCC_DST_n_105" offset="0x4D2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_106" acronym="EDMA_TPCC_DST_n_106" offset="0x4D4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_107" acronym="EDMA_TPCC_DST_n_107" offset="0x4D6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_108" acronym="EDMA_TPCC_DST_n_108" offset="0x4D8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_109" acronym="EDMA_TPCC_DST_n_109" offset="0x4DAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_110" acronym="EDMA_TPCC_DST_n_110" offset="0x4DCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_111" acronym="EDMA_TPCC_DST_n_111" offset="0x4DEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_112" acronym="EDMA_TPCC_DST_n_112" offset="0x4E0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_113" acronym="EDMA_TPCC_DST_n_113" offset="0x4E2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_114" acronym="EDMA_TPCC_DST_n_114" offset="0x4E4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_115" acronym="EDMA_TPCC_DST_n_115" offset="0x4E6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_116" acronym="EDMA_TPCC_DST_n_116" offset="0x4E8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_117" acronym="EDMA_TPCC_DST_n_117" offset="0x4EAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_118" acronym="EDMA_TPCC_DST_n_118" offset="0x4ECC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_119" acronym="EDMA_TPCC_DST_n_119" offset="0x4EEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_120" acronym="EDMA_TPCC_DST_n_120" offset="0x4F0C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_121" acronym="EDMA_TPCC_DST_n_121" offset="0x4F2C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_122" acronym="EDMA_TPCC_DST_n_122" offset="0x4F4C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_123" acronym="EDMA_TPCC_DST_n_123" offset="0x4F6C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_124" acronym="EDMA_TPCC_DST_n_124" offset="0x4F8C" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_125" acronym="EDMA_TPCC_DST_n_125" offset="0x4FAC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_126" acronym="EDMA_TPCC_DST_n_126" offset="0x4FCC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_DST_n_127" acronym="EDMA_TPCC_DST_n_127" offset="0x4FEC" width="32" description="Destination Address">
    <bitfield id="DST" width="32" begin="31" end="0" resetval="0x0" description="Destination Address: The 32-bit destination address parameters specify the starting byte address of the destination. If DAM is set to FIFO mode then the user should program the Destination address to be aligned to the value specified by theEDMA_TPCC_OPT_n.FWID field. No errors are recognized here but TC will assert error if this is not true." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_0" acronym="EDMA_TPCC_BIDX_n_0" offset="0x4010" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_1" acronym="EDMA_TPCC_BIDX_n_1" offset="0x4030" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_2" acronym="EDMA_TPCC_BIDX_n_2" offset="0x4050" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_3" acronym="EDMA_TPCC_BIDX_n_3" offset="0x4070" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_4" acronym="EDMA_TPCC_BIDX_n_4" offset="0x4090" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_5" acronym="EDMA_TPCC_BIDX_n_5" offset="0x40B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_6" acronym="EDMA_TPCC_BIDX_n_6" offset="0x40D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_7" acronym="EDMA_TPCC_BIDX_n_7" offset="0x40F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_8" acronym="EDMA_TPCC_BIDX_n_8" offset="0x4110" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_9" acronym="EDMA_TPCC_BIDX_n_9" offset="0x4130" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_10" acronym="EDMA_TPCC_BIDX_n_10" offset="0x4150" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_11" acronym="EDMA_TPCC_BIDX_n_11" offset="0x4170" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_12" acronym="EDMA_TPCC_BIDX_n_12" offset="0x4190" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_13" acronym="EDMA_TPCC_BIDX_n_13" offset="0x41B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_14" acronym="EDMA_TPCC_BIDX_n_14" offset="0x41D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_15" acronym="EDMA_TPCC_BIDX_n_15" offset="0x41F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_16" acronym="EDMA_TPCC_BIDX_n_16" offset="0x4210" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_17" acronym="EDMA_TPCC_BIDX_n_17" offset="0x4230" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_18" acronym="EDMA_TPCC_BIDX_n_18" offset="0x4250" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_19" acronym="EDMA_TPCC_BIDX_n_19" offset="0x4270" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_20" acronym="EDMA_TPCC_BIDX_n_20" offset="0x4290" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_21" acronym="EDMA_TPCC_BIDX_n_21" offset="0x42B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_22" acronym="EDMA_TPCC_BIDX_n_22" offset="0x42D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_23" acronym="EDMA_TPCC_BIDX_n_23" offset="0x42F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_24" acronym="EDMA_TPCC_BIDX_n_24" offset="0x4310" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_25" acronym="EDMA_TPCC_BIDX_n_25" offset="0x4330" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_26" acronym="EDMA_TPCC_BIDX_n_26" offset="0x4350" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_27" acronym="EDMA_TPCC_BIDX_n_27" offset="0x4370" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_28" acronym="EDMA_TPCC_BIDX_n_28" offset="0x4390" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_29" acronym="EDMA_TPCC_BIDX_n_29" offset="0x43B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_30" acronym="EDMA_TPCC_BIDX_n_30" offset="0x43D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_31" acronym="EDMA_TPCC_BIDX_n_31" offset="0x43F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_32" acronym="EDMA_TPCC_BIDX_n_32" offset="0x4410" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_33" acronym="EDMA_TPCC_BIDX_n_33" offset="0x4430" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_34" acronym="EDMA_TPCC_BIDX_n_34" offset="0x4450" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_35" acronym="EDMA_TPCC_BIDX_n_35" offset="0x4470" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_36" acronym="EDMA_TPCC_BIDX_n_36" offset="0x4490" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_37" acronym="EDMA_TPCC_BIDX_n_37" offset="0x44B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_38" acronym="EDMA_TPCC_BIDX_n_38" offset="0x44D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_39" acronym="EDMA_TPCC_BIDX_n_39" offset="0x44F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_40" acronym="EDMA_TPCC_BIDX_n_40" offset="0x4510" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_41" acronym="EDMA_TPCC_BIDX_n_41" offset="0x4530" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_42" acronym="EDMA_TPCC_BIDX_n_42" offset="0x4550" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_43" acronym="EDMA_TPCC_BIDX_n_43" offset="0x4570" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_44" acronym="EDMA_TPCC_BIDX_n_44" offset="0x4590" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_45" acronym="EDMA_TPCC_BIDX_n_45" offset="0x45B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_46" acronym="EDMA_TPCC_BIDX_n_46" offset="0x45D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_47" acronym="EDMA_TPCC_BIDX_n_47" offset="0x45F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_48" acronym="EDMA_TPCC_BIDX_n_48" offset="0x4610" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_49" acronym="EDMA_TPCC_BIDX_n_49" offset="0x4630" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_50" acronym="EDMA_TPCC_BIDX_n_50" offset="0x4650" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_51" acronym="EDMA_TPCC_BIDX_n_51" offset="0x4670" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_52" acronym="EDMA_TPCC_BIDX_n_52" offset="0x4690" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_53" acronym="EDMA_TPCC_BIDX_n_53" offset="0x46B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_54" acronym="EDMA_TPCC_BIDX_n_54" offset="0x46D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_55" acronym="EDMA_TPCC_BIDX_n_55" offset="0x46F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_56" acronym="EDMA_TPCC_BIDX_n_56" offset="0x4710" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_57" acronym="EDMA_TPCC_BIDX_n_57" offset="0x4730" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_58" acronym="EDMA_TPCC_BIDX_n_58" offset="0x4750" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_59" acronym="EDMA_TPCC_BIDX_n_59" offset="0x4770" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_60" acronym="EDMA_TPCC_BIDX_n_60" offset="0x4790" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_61" acronym="EDMA_TPCC_BIDX_n_61" offset="0x47B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_62" acronym="EDMA_TPCC_BIDX_n_62" offset="0x47D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_63" acronym="EDMA_TPCC_BIDX_n_63" offset="0x47F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_64" acronym="EDMA_TPCC_BIDX_n_64" offset="0x4810" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_65" acronym="EDMA_TPCC_BIDX_n_65" offset="0x4830" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_66" acronym="EDMA_TPCC_BIDX_n_66" offset="0x4850" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_67" acronym="EDMA_TPCC_BIDX_n_67" offset="0x4870" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_68" acronym="EDMA_TPCC_BIDX_n_68" offset="0x4890" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_69" acronym="EDMA_TPCC_BIDX_n_69" offset="0x48B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_70" acronym="EDMA_TPCC_BIDX_n_70" offset="0x48D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_71" acronym="EDMA_TPCC_BIDX_n_71" offset="0x48F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_72" acronym="EDMA_TPCC_BIDX_n_72" offset="0x4910" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_73" acronym="EDMA_TPCC_BIDX_n_73" offset="0x4930" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_74" acronym="EDMA_TPCC_BIDX_n_74" offset="0x4950" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_75" acronym="EDMA_TPCC_BIDX_n_75" offset="0x4970" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_76" acronym="EDMA_TPCC_BIDX_n_76" offset="0x4990" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_77" acronym="EDMA_TPCC_BIDX_n_77" offset="0x49B0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_78" acronym="EDMA_TPCC_BIDX_n_78" offset="0x49D0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_79" acronym="EDMA_TPCC_BIDX_n_79" offset="0x49F0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_80" acronym="EDMA_TPCC_BIDX_n_80" offset="0x4A10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_81" acronym="EDMA_TPCC_BIDX_n_81" offset="0x4A30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_82" acronym="EDMA_TPCC_BIDX_n_82" offset="0x4A50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_83" acronym="EDMA_TPCC_BIDX_n_83" offset="0x4A70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_84" acronym="EDMA_TPCC_BIDX_n_84" offset="0x4A90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_85" acronym="EDMA_TPCC_BIDX_n_85" offset="0x4AB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_86" acronym="EDMA_TPCC_BIDX_n_86" offset="0x4AD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_87" acronym="EDMA_TPCC_BIDX_n_87" offset="0x4AF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_88" acronym="EDMA_TPCC_BIDX_n_88" offset="0x4B10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_89" acronym="EDMA_TPCC_BIDX_n_89" offset="0x4B30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_90" acronym="EDMA_TPCC_BIDX_n_90" offset="0x4B50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_91" acronym="EDMA_TPCC_BIDX_n_91" offset="0x4B70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_92" acronym="EDMA_TPCC_BIDX_n_92" offset="0x4B90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_93" acronym="EDMA_TPCC_BIDX_n_93" offset="0x4BB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_94" acronym="EDMA_TPCC_BIDX_n_94" offset="0x4BD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_95" acronym="EDMA_TPCC_BIDX_n_95" offset="0x4BF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_96" acronym="EDMA_TPCC_BIDX_n_96" offset="0x4C10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_97" acronym="EDMA_TPCC_BIDX_n_97" offset="0x4C30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_98" acronym="EDMA_TPCC_BIDX_n_98" offset="0x4C50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_99" acronym="EDMA_TPCC_BIDX_n_99" offset="0x4C70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_100" acronym="EDMA_TPCC_BIDX_n_100" offset="0x4C90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_101" acronym="EDMA_TPCC_BIDX_n_101" offset="0x4CB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_102" acronym="EDMA_TPCC_BIDX_n_102" offset="0x4CD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_103" acronym="EDMA_TPCC_BIDX_n_103" offset="0x4CF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_104" acronym="EDMA_TPCC_BIDX_n_104" offset="0x4D10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_105" acronym="EDMA_TPCC_BIDX_n_105" offset="0x4D30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_106" acronym="EDMA_TPCC_BIDX_n_106" offset="0x4D50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_107" acronym="EDMA_TPCC_BIDX_n_107" offset="0x4D70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_108" acronym="EDMA_TPCC_BIDX_n_108" offset="0x4D90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_109" acronym="EDMA_TPCC_BIDX_n_109" offset="0x4DB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_110" acronym="EDMA_TPCC_BIDX_n_110" offset="0x4DD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_111" acronym="EDMA_TPCC_BIDX_n_111" offset="0x4DF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_112" acronym="EDMA_TPCC_BIDX_n_112" offset="0x4E10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_113" acronym="EDMA_TPCC_BIDX_n_113" offset="0x4E30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_114" acronym="EDMA_TPCC_BIDX_n_114" offset="0x4E50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_115" acronym="EDMA_TPCC_BIDX_n_115" offset="0x4E70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_116" acronym="EDMA_TPCC_BIDX_n_116" offset="0x4E90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_117" acronym="EDMA_TPCC_BIDX_n_117" offset="0x4EB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_118" acronym="EDMA_TPCC_BIDX_n_118" offset="0x4ED0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_119" acronym="EDMA_TPCC_BIDX_n_119" offset="0x4EF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_120" acronym="EDMA_TPCC_BIDX_n_120" offset="0x4F10" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_121" acronym="EDMA_TPCC_BIDX_n_121" offset="0x4F30" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_122" acronym="EDMA_TPCC_BIDX_n_122" offset="0x4F50" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_123" acronym="EDMA_TPCC_BIDX_n_123" offset="0x4F70" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_124" acronym="EDMA_TPCC_BIDX_n_124" offset="0x4F90" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_125" acronym="EDMA_TPCC_BIDX_n_125" offset="0x4FB0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_126" acronym="EDMA_TPCC_BIDX_n_126" offset="0x4FD0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_BIDX_n_127" acronym="EDMA_TPCC_BIDX_n_127" offset="0x4FF0" width="32" description="">
    <bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination 2nd Dimension Index: DBIDX is a 16-bit signed value (2's complement) used for destination address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-Sync and AB-Sync transfers." range="" rwaccess="RW"/>
    <bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0x0" description="Source 2nd Dimension Index: SBIDX is a 16-bit signed value (2's complement) used for source address modification in between each array in the 2nd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-sync and AB-sync transfers." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_0" acronym="EDMA_TPCC_LNK_n_0" offset="0x4014" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_1" acronym="EDMA_TPCC_LNK_n_1" offset="0x4034" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_2" acronym="EDMA_TPCC_LNK_n_2" offset="0x4054" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_3" acronym="EDMA_TPCC_LNK_n_3" offset="0x4074" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_4" acronym="EDMA_TPCC_LNK_n_4" offset="0x4094" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_5" acronym="EDMA_TPCC_LNK_n_5" offset="0x40B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_6" acronym="EDMA_TPCC_LNK_n_6" offset="0x40D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_7" acronym="EDMA_TPCC_LNK_n_7" offset="0x40F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_8" acronym="EDMA_TPCC_LNK_n_8" offset="0x4114" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_9" acronym="EDMA_TPCC_LNK_n_9" offset="0x4134" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_10" acronym="EDMA_TPCC_LNK_n_10" offset="0x4154" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_11" acronym="EDMA_TPCC_LNK_n_11" offset="0x4174" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_12" acronym="EDMA_TPCC_LNK_n_12" offset="0x4194" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_13" acronym="EDMA_TPCC_LNK_n_13" offset="0x41B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_14" acronym="EDMA_TPCC_LNK_n_14" offset="0x41D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_15" acronym="EDMA_TPCC_LNK_n_15" offset="0x41F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_16" acronym="EDMA_TPCC_LNK_n_16" offset="0x4214" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_17" acronym="EDMA_TPCC_LNK_n_17" offset="0x4234" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_18" acronym="EDMA_TPCC_LNK_n_18" offset="0x4254" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_19" acronym="EDMA_TPCC_LNK_n_19" offset="0x4274" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_20" acronym="EDMA_TPCC_LNK_n_20" offset="0x4294" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_21" acronym="EDMA_TPCC_LNK_n_21" offset="0x42B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_22" acronym="EDMA_TPCC_LNK_n_22" offset="0x42D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_23" acronym="EDMA_TPCC_LNK_n_23" offset="0x42F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_24" acronym="EDMA_TPCC_LNK_n_24" offset="0x4314" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_25" acronym="EDMA_TPCC_LNK_n_25" offset="0x4334" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_26" acronym="EDMA_TPCC_LNK_n_26" offset="0x4354" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_27" acronym="EDMA_TPCC_LNK_n_27" offset="0x4374" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_28" acronym="EDMA_TPCC_LNK_n_28" offset="0x4394" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_29" acronym="EDMA_TPCC_LNK_n_29" offset="0x43B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_30" acronym="EDMA_TPCC_LNK_n_30" offset="0x43D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_31" acronym="EDMA_TPCC_LNK_n_31" offset="0x43F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_32" acronym="EDMA_TPCC_LNK_n_32" offset="0x4414" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_33" acronym="EDMA_TPCC_LNK_n_33" offset="0x4434" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_34" acronym="EDMA_TPCC_LNK_n_34" offset="0x4454" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_35" acronym="EDMA_TPCC_LNK_n_35" offset="0x4474" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_36" acronym="EDMA_TPCC_LNK_n_36" offset="0x4494" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_37" acronym="EDMA_TPCC_LNK_n_37" offset="0x44B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_38" acronym="EDMA_TPCC_LNK_n_38" offset="0x44D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_39" acronym="EDMA_TPCC_LNK_n_39" offset="0x44F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_40" acronym="EDMA_TPCC_LNK_n_40" offset="0x4514" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_41" acronym="EDMA_TPCC_LNK_n_41" offset="0x4534" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_42" acronym="EDMA_TPCC_LNK_n_42" offset="0x4554" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_43" acronym="EDMA_TPCC_LNK_n_43" offset="0x4574" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_44" acronym="EDMA_TPCC_LNK_n_44" offset="0x4594" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_45" acronym="EDMA_TPCC_LNK_n_45" offset="0x45B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_46" acronym="EDMA_TPCC_LNK_n_46" offset="0x45D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_47" acronym="EDMA_TPCC_LNK_n_47" offset="0x45F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_48" acronym="EDMA_TPCC_LNK_n_48" offset="0x4614" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_49" acronym="EDMA_TPCC_LNK_n_49" offset="0x4634" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_50" acronym="EDMA_TPCC_LNK_n_50" offset="0x4654" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_51" acronym="EDMA_TPCC_LNK_n_51" offset="0x4674" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_52" acronym="EDMA_TPCC_LNK_n_52" offset="0x4694" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_53" acronym="EDMA_TPCC_LNK_n_53" offset="0x46B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_54" acronym="EDMA_TPCC_LNK_n_54" offset="0x46D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_55" acronym="EDMA_TPCC_LNK_n_55" offset="0x46F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_56" acronym="EDMA_TPCC_LNK_n_56" offset="0x4714" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_57" acronym="EDMA_TPCC_LNK_n_57" offset="0x4734" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_58" acronym="EDMA_TPCC_LNK_n_58" offset="0x4754" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_59" acronym="EDMA_TPCC_LNK_n_59" offset="0x4774" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_60" acronym="EDMA_TPCC_LNK_n_60" offset="0x4794" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_61" acronym="EDMA_TPCC_LNK_n_61" offset="0x47B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_62" acronym="EDMA_TPCC_LNK_n_62" offset="0x47D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_63" acronym="EDMA_TPCC_LNK_n_63" offset="0x47F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_64" acronym="EDMA_TPCC_LNK_n_64" offset="0x4814" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_65" acronym="EDMA_TPCC_LNK_n_65" offset="0x4834" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_66" acronym="EDMA_TPCC_LNK_n_66" offset="0x4854" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_67" acronym="EDMA_TPCC_LNK_n_67" offset="0x4874" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_68" acronym="EDMA_TPCC_LNK_n_68" offset="0x4894" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_69" acronym="EDMA_TPCC_LNK_n_69" offset="0x48B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_70" acronym="EDMA_TPCC_LNK_n_70" offset="0x48D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_71" acronym="EDMA_TPCC_LNK_n_71" offset="0x48F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_72" acronym="EDMA_TPCC_LNK_n_72" offset="0x4914" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_73" acronym="EDMA_TPCC_LNK_n_73" offset="0x4934" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_74" acronym="EDMA_TPCC_LNK_n_74" offset="0x4954" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_75" acronym="EDMA_TPCC_LNK_n_75" offset="0x4974" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_76" acronym="EDMA_TPCC_LNK_n_76" offset="0x4994" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_77" acronym="EDMA_TPCC_LNK_n_77" offset="0x49B4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_78" acronym="EDMA_TPCC_LNK_n_78" offset="0x49D4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_79" acronym="EDMA_TPCC_LNK_n_79" offset="0x49F4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_80" acronym="EDMA_TPCC_LNK_n_80" offset="0x4A14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_81" acronym="EDMA_TPCC_LNK_n_81" offset="0x4A34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_82" acronym="EDMA_TPCC_LNK_n_82" offset="0x4A54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_83" acronym="EDMA_TPCC_LNK_n_83" offset="0x4A74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_84" acronym="EDMA_TPCC_LNK_n_84" offset="0x4A94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_85" acronym="EDMA_TPCC_LNK_n_85" offset="0x4AB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_86" acronym="EDMA_TPCC_LNK_n_86" offset="0x4AD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_87" acronym="EDMA_TPCC_LNK_n_87" offset="0x4AF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_88" acronym="EDMA_TPCC_LNK_n_88" offset="0x4B14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_89" acronym="EDMA_TPCC_LNK_n_89" offset="0x4B34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_90" acronym="EDMA_TPCC_LNK_n_90" offset="0x4B54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_91" acronym="EDMA_TPCC_LNK_n_91" offset="0x4B74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_92" acronym="EDMA_TPCC_LNK_n_92" offset="0x4B94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_93" acronym="EDMA_TPCC_LNK_n_93" offset="0x4BB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_94" acronym="EDMA_TPCC_LNK_n_94" offset="0x4BD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_95" acronym="EDMA_TPCC_LNK_n_95" offset="0x4BF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_96" acronym="EDMA_TPCC_LNK_n_96" offset="0x4C14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_97" acronym="EDMA_TPCC_LNK_n_97" offset="0x4C34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_98" acronym="EDMA_TPCC_LNK_n_98" offset="0x4C54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_99" acronym="EDMA_TPCC_LNK_n_99" offset="0x4C74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_100" acronym="EDMA_TPCC_LNK_n_100" offset="0x4C94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_101" acronym="EDMA_TPCC_LNK_n_101" offset="0x4CB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_102" acronym="EDMA_TPCC_LNK_n_102" offset="0x4CD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_103" acronym="EDMA_TPCC_LNK_n_103" offset="0x4CF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_104" acronym="EDMA_TPCC_LNK_n_104" offset="0x4D14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_105" acronym="EDMA_TPCC_LNK_n_105" offset="0x4D34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_106" acronym="EDMA_TPCC_LNK_n_106" offset="0x4D54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_107" acronym="EDMA_TPCC_LNK_n_107" offset="0x4D74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_108" acronym="EDMA_TPCC_LNK_n_108" offset="0x4D94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_109" acronym="EDMA_TPCC_LNK_n_109" offset="0x4DB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_110" acronym="EDMA_TPCC_LNK_n_110" offset="0x4DD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_111" acronym="EDMA_TPCC_LNK_n_111" offset="0x4DF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_112" acronym="EDMA_TPCC_LNK_n_112" offset="0x4E14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_113" acronym="EDMA_TPCC_LNK_n_113" offset="0x4E34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_114" acronym="EDMA_TPCC_LNK_n_114" offset="0x4E54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_115" acronym="EDMA_TPCC_LNK_n_115" offset="0x4E74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_116" acronym="EDMA_TPCC_LNK_n_116" offset="0x4E94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_117" acronym="EDMA_TPCC_LNK_n_117" offset="0x4EB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_118" acronym="EDMA_TPCC_LNK_n_118" offset="0x4ED4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_119" acronym="EDMA_TPCC_LNK_n_119" offset="0x4EF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_120" acronym="EDMA_TPCC_LNK_n_120" offset="0x4F14" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_121" acronym="EDMA_TPCC_LNK_n_121" offset="0x4F34" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_122" acronym="EDMA_TPCC_LNK_n_122" offset="0x4F54" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_123" acronym="EDMA_TPCC_LNK_n_123" offset="0x4F74" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_124" acronym="EDMA_TPCC_LNK_n_124" offset="0x4F94" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_125" acronym="EDMA_TPCC_LNK_n_125" offset="0x4FB4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_126" acronym="EDMA_TPCC_LNK_n_126" offset="0x4FD4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_LNK_n_127" acronym="EDMA_TPCC_LNK_n_127" offset="0x4FF4" width="32" description="Link and Reload parameters">
    <bitfield id="BCNTRLD" width="16" begin="31" end="16" resetval="0x0" description="BCNT Reload: BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-Sync'ed transfers. In this case, the CC decrements the BCNT value by one on each TR submission. When BCNT (conceptually) reaches zero, then the CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the CC submits the BCNT in the TR and therefore the TC is responsible to keep track of BCNT, not thus BCNTRLD is a don't care field." range="" rwaccess="RW"/>
    <bitfield id="LINK" width="16" begin="15" end="0" resetval="0x0" description="Link Address: The CC provides a mechanism to reload the current PaRAM Entry upon its natural termination (i.e., after count fields are decremented to '0') with a new PaRAM Entry. This is called 'linking'. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the CC loads/reloads the next PaRAM entry in the link. The CC should disregard the value in the upper 2 bits of the LINK field as well as the lower 5-bits of the LINK field. The upper two bits are ignored such that the user can program either the 'literal' byte address of the LINK parameter or the 'PaRAM base-relative' address of the link field. Therefore, if the user uses the literal address with a range from 0x4000 to 0x7FFF, it will be treated as a PaRAM-base-relative value of 0x0000 to 0x3FFF. The lower-5 bits are ignored and treated as 'b00000, thereby guaranteeing that all Link pointers point to a 32-byte aligned PaRAM entry. In the latter case (5-lsbs), behavior is undefined for the user (i.e., don't have to test it). In the former case (2 msbs), user should be able to take advantage of this feature (i.e., do have to test it). If a Link Update is requested to a PaRAM address that is beyond the actual range of implemented PaRAM, then the Link will be treated as a Null Linkand all 0s plus 0xFFFF will be written to the current entry location. A LINK value of 0xFFFF is referred to as a NULL link which should cause the CC to write 0x0 to all entries of the current PaRAM Entry except for the LINK field which is set to 0xFFFF. The Priv/Privid state is overwritten to 0x0 when linking. MSBs and LSBS should not be masked when comparing against the 0xFFFF value. I.e., a value of 0x3FFE is a non-NULL PaRAM link field." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_0" acronym="EDMA_TPCC_CIDX_n_0" offset="0x4018" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_1" acronym="EDMA_TPCC_CIDX_n_1" offset="0x4038" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_2" acronym="EDMA_TPCC_CIDX_n_2" offset="0x4058" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_3" acronym="EDMA_TPCC_CIDX_n_3" offset="0x4078" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_4" acronym="EDMA_TPCC_CIDX_n_4" offset="0x4098" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_5" acronym="EDMA_TPCC_CIDX_n_5" offset="0x40B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_6" acronym="EDMA_TPCC_CIDX_n_6" offset="0x40D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_7" acronym="EDMA_TPCC_CIDX_n_7" offset="0x40F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_8" acronym="EDMA_TPCC_CIDX_n_8" offset="0x4118" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_9" acronym="EDMA_TPCC_CIDX_n_9" offset="0x4138" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_10" acronym="EDMA_TPCC_CIDX_n_10" offset="0x4158" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_11" acronym="EDMA_TPCC_CIDX_n_11" offset="0x4178" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_12" acronym="EDMA_TPCC_CIDX_n_12" offset="0x4198" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_13" acronym="EDMA_TPCC_CIDX_n_13" offset="0x41B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_14" acronym="EDMA_TPCC_CIDX_n_14" offset="0x41D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_15" acronym="EDMA_TPCC_CIDX_n_15" offset="0x41F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_16" acronym="EDMA_TPCC_CIDX_n_16" offset="0x4218" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_17" acronym="EDMA_TPCC_CIDX_n_17" offset="0x4238" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_18" acronym="EDMA_TPCC_CIDX_n_18" offset="0x4258" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_19" acronym="EDMA_TPCC_CIDX_n_19" offset="0x4278" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_20" acronym="EDMA_TPCC_CIDX_n_20" offset="0x4298" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_21" acronym="EDMA_TPCC_CIDX_n_21" offset="0x42B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_22" acronym="EDMA_TPCC_CIDX_n_22" offset="0x42D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_23" acronym="EDMA_TPCC_CIDX_n_23" offset="0x42F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_24" acronym="EDMA_TPCC_CIDX_n_24" offset="0x4318" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_25" acronym="EDMA_TPCC_CIDX_n_25" offset="0x4338" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_26" acronym="EDMA_TPCC_CIDX_n_26" offset="0x4358" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_27" acronym="EDMA_TPCC_CIDX_n_27" offset="0x4378" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_28" acronym="EDMA_TPCC_CIDX_n_28" offset="0x4398" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_29" acronym="EDMA_TPCC_CIDX_n_29" offset="0x43B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_30" acronym="EDMA_TPCC_CIDX_n_30" offset="0x43D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_31" acronym="EDMA_TPCC_CIDX_n_31" offset="0x43F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_32" acronym="EDMA_TPCC_CIDX_n_32" offset="0x4418" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_33" acronym="EDMA_TPCC_CIDX_n_33" offset="0x4438" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_34" acronym="EDMA_TPCC_CIDX_n_34" offset="0x4458" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_35" acronym="EDMA_TPCC_CIDX_n_35" offset="0x4478" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_36" acronym="EDMA_TPCC_CIDX_n_36" offset="0x4498" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_37" acronym="EDMA_TPCC_CIDX_n_37" offset="0x44B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_38" acronym="EDMA_TPCC_CIDX_n_38" offset="0x44D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_39" acronym="EDMA_TPCC_CIDX_n_39" offset="0x44F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_40" acronym="EDMA_TPCC_CIDX_n_40" offset="0x4518" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_41" acronym="EDMA_TPCC_CIDX_n_41" offset="0x4538" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_42" acronym="EDMA_TPCC_CIDX_n_42" offset="0x4558" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_43" acronym="EDMA_TPCC_CIDX_n_43" offset="0x4578" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_44" acronym="EDMA_TPCC_CIDX_n_44" offset="0x4598" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_45" acronym="EDMA_TPCC_CIDX_n_45" offset="0x45B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_46" acronym="EDMA_TPCC_CIDX_n_46" offset="0x45D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_47" acronym="EDMA_TPCC_CIDX_n_47" offset="0x45F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_48" acronym="EDMA_TPCC_CIDX_n_48" offset="0x4618" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_49" acronym="EDMA_TPCC_CIDX_n_49" offset="0x4638" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_50" acronym="EDMA_TPCC_CIDX_n_50" offset="0x4658" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_51" acronym="EDMA_TPCC_CIDX_n_51" offset="0x4678" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_52" acronym="EDMA_TPCC_CIDX_n_52" offset="0x4698" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_53" acronym="EDMA_TPCC_CIDX_n_53" offset="0x46B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_54" acronym="EDMA_TPCC_CIDX_n_54" offset="0x46D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_55" acronym="EDMA_TPCC_CIDX_n_55" offset="0x46F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_56" acronym="EDMA_TPCC_CIDX_n_56" offset="0x4718" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_57" acronym="EDMA_TPCC_CIDX_n_57" offset="0x4738" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_58" acronym="EDMA_TPCC_CIDX_n_58" offset="0x4758" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_59" acronym="EDMA_TPCC_CIDX_n_59" offset="0x4778" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_60" acronym="EDMA_TPCC_CIDX_n_60" offset="0x4798" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_61" acronym="EDMA_TPCC_CIDX_n_61" offset="0x47B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_62" acronym="EDMA_TPCC_CIDX_n_62" offset="0x47D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_63" acronym="EDMA_TPCC_CIDX_n_63" offset="0x47F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_64" acronym="EDMA_TPCC_CIDX_n_64" offset="0x4818" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_65" acronym="EDMA_TPCC_CIDX_n_65" offset="0x4838" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_66" acronym="EDMA_TPCC_CIDX_n_66" offset="0x4858" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_67" acronym="EDMA_TPCC_CIDX_n_67" offset="0x4878" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_68" acronym="EDMA_TPCC_CIDX_n_68" offset="0x4898" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_69" acronym="EDMA_TPCC_CIDX_n_69" offset="0x48B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_70" acronym="EDMA_TPCC_CIDX_n_70" offset="0x48D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_71" acronym="EDMA_TPCC_CIDX_n_71" offset="0x48F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_72" acronym="EDMA_TPCC_CIDX_n_72" offset="0x4918" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_73" acronym="EDMA_TPCC_CIDX_n_73" offset="0x4938" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_74" acronym="EDMA_TPCC_CIDX_n_74" offset="0x4958" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_75" acronym="EDMA_TPCC_CIDX_n_75" offset="0x4978" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_76" acronym="EDMA_TPCC_CIDX_n_76" offset="0x4998" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_77" acronym="EDMA_TPCC_CIDX_n_77" offset="0x49B8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_78" acronym="EDMA_TPCC_CIDX_n_78" offset="0x49D8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_79" acronym="EDMA_TPCC_CIDX_n_79" offset="0x49F8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_80" acronym="EDMA_TPCC_CIDX_n_80" offset="0x4A18" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_81" acronym="EDMA_TPCC_CIDX_n_81" offset="0x4A38" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_82" acronym="EDMA_TPCC_CIDX_n_82" offset="0x4A58" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_83" acronym="EDMA_TPCC_CIDX_n_83" offset="0x4A78" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_84" acronym="EDMA_TPCC_CIDX_n_84" offset="0x4A98" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_85" acronym="EDMA_TPCC_CIDX_n_85" offset="0x4AB8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_86" acronym="EDMA_TPCC_CIDX_n_86" offset="0x4AD8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_87" acronym="EDMA_TPCC_CIDX_n_87" offset="0x4AF8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_88" acronym="EDMA_TPCC_CIDX_n_88" offset="0x4B18" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_89" acronym="EDMA_TPCC_CIDX_n_89" offset="0x4B38" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_90" acronym="EDMA_TPCC_CIDX_n_90" offset="0x4B58" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_91" acronym="EDMA_TPCC_CIDX_n_91" offset="0x4B78" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_92" acronym="EDMA_TPCC_CIDX_n_92" offset="0x4B98" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_93" acronym="EDMA_TPCC_CIDX_n_93" offset="0x4BB8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_94" acronym="EDMA_TPCC_CIDX_n_94" offset="0x4BD8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_95" acronym="EDMA_TPCC_CIDX_n_95" offset="0x4BF8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_96" acronym="EDMA_TPCC_CIDX_n_96" offset="0x4C18" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_97" acronym="EDMA_TPCC_CIDX_n_97" offset="0x4C38" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_98" acronym="EDMA_TPCC_CIDX_n_98" offset="0x4C58" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_99" acronym="EDMA_TPCC_CIDX_n_99" offset="0x4C78" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_100" acronym="EDMA_TPCC_CIDX_n_100" offset="0x4C98" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_101" acronym="EDMA_TPCC_CIDX_n_101" offset="0x4CB8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_102" acronym="EDMA_TPCC_CIDX_n_102" offset="0x4CD8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_103" acronym="EDMA_TPCC_CIDX_n_103" offset="0x4CF8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_104" acronym="EDMA_TPCC_CIDX_n_104" offset="0x4D18" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_105" acronym="EDMA_TPCC_CIDX_n_105" offset="0x4D38" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_106" acronym="EDMA_TPCC_CIDX_n_106" offset="0x4D58" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_107" acronym="EDMA_TPCC_CIDX_n_107" offset="0x4D78" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_108" acronym="EDMA_TPCC_CIDX_n_108" offset="0x4D98" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_109" acronym="EDMA_TPCC_CIDX_n_109" offset="0x4DB8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_110" acronym="EDMA_TPCC_CIDX_n_110" offset="0x4DD8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_111" acronym="EDMA_TPCC_CIDX_n_111" offset="0x4DF8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_112" acronym="EDMA_TPCC_CIDX_n_112" offset="0x4E18" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_113" acronym="EDMA_TPCC_CIDX_n_113" offset="0x4E38" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_114" acronym="EDMA_TPCC_CIDX_n_114" offset="0x4E58" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_115" acronym="EDMA_TPCC_CIDX_n_115" offset="0x4E78" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_116" acronym="EDMA_TPCC_CIDX_n_116" offset="0x4E98" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_117" acronym="EDMA_TPCC_CIDX_n_117" offset="0x4EB8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_118" acronym="EDMA_TPCC_CIDX_n_118" offset="0x4ED8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_119" acronym="EDMA_TPCC_CIDX_n_119" offset="0x4EF8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_120" acronym="EDMA_TPCC_CIDX_n_120" offset="0x4F18" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_121" acronym="EDMA_TPCC_CIDX_n_121" offset="0x4F38" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_122" acronym="EDMA_TPCC_CIDX_n_122" offset="0x4F58" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_123" acronym="EDMA_TPCC_CIDX_n_123" offset="0x4F78" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_124" acronym="EDMA_TPCC_CIDX_n_124" offset="0x4F98" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_125" acronym="EDMA_TPCC_CIDX_n_125" offset="0x4FB8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_126" acronym="EDMA_TPCC_CIDX_n_126" offset="0x4FD8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CIDX_n_127" acronym="EDMA_TPCC_CIDX_n_127" offset="0x4FF8" width="32" description="Source and destination frame indexes">
    <bitfield id="DCIDX" width="16" begin="31" end="16" resetval="0x0" description="Destination Frame Index: DCIDX is a 16-bit signed value (2's complement) used for destination address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when DCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a ABsync transfer is the first array in the frame." range="" rwaccess="RW"/>
    <bitfield id="SCIDX" width="16" begin="15" end="0" resetval="0x0" description="Source Frame Index: SCIDX is a 16-bit signed value (2's complement) used for source address modification for the 3rd dimension. It is a signed value between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-sync and AB-sync transfers. Note that when SCIDX is applied, the current array in an A-sync transfer is the last array in the frame, while the current array in a AB-sync transfer is the first array in the frame." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_0" acronym="EDMA_TPCC_CCNT_n_0" offset="0x401C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_1" acronym="EDMA_TPCC_CCNT_n_1" offset="0x403C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_2" acronym="EDMA_TPCC_CCNT_n_2" offset="0x405C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_3" acronym="EDMA_TPCC_CCNT_n_3" offset="0x407C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_4" acronym="EDMA_TPCC_CCNT_n_4" offset="0x409C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_5" acronym="EDMA_TPCC_CCNT_n_5" offset="0x40BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_6" acronym="EDMA_TPCC_CCNT_n_6" offset="0x40DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_7" acronym="EDMA_TPCC_CCNT_n_7" offset="0x40FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_8" acronym="EDMA_TPCC_CCNT_n_8" offset="0x411C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_9" acronym="EDMA_TPCC_CCNT_n_9" offset="0x413C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_10" acronym="EDMA_TPCC_CCNT_n_10" offset="0x415C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_11" acronym="EDMA_TPCC_CCNT_n_11" offset="0x417C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_12" acronym="EDMA_TPCC_CCNT_n_12" offset="0x419C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_13" acronym="EDMA_TPCC_CCNT_n_13" offset="0x41BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_14" acronym="EDMA_TPCC_CCNT_n_14" offset="0x41DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_15" acronym="EDMA_TPCC_CCNT_n_15" offset="0x41FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_16" acronym="EDMA_TPCC_CCNT_n_16" offset="0x421C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_17" acronym="EDMA_TPCC_CCNT_n_17" offset="0x423C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_18" acronym="EDMA_TPCC_CCNT_n_18" offset="0x425C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_19" acronym="EDMA_TPCC_CCNT_n_19" offset="0x427C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_20" acronym="EDMA_TPCC_CCNT_n_20" offset="0x429C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_21" acronym="EDMA_TPCC_CCNT_n_21" offset="0x42BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_22" acronym="EDMA_TPCC_CCNT_n_22" offset="0x42DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_23" acronym="EDMA_TPCC_CCNT_n_23" offset="0x42FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_24" acronym="EDMA_TPCC_CCNT_n_24" offset="0x431C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_25" acronym="EDMA_TPCC_CCNT_n_25" offset="0x433C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_26" acronym="EDMA_TPCC_CCNT_n_26" offset="0x435C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_27" acronym="EDMA_TPCC_CCNT_n_27" offset="0x437C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_28" acronym="EDMA_TPCC_CCNT_n_28" offset="0x439C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_29" acronym="EDMA_TPCC_CCNT_n_29" offset="0x43BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_30" acronym="EDMA_TPCC_CCNT_n_30" offset="0x43DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_31" acronym="EDMA_TPCC_CCNT_n_31" offset="0x43FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_32" acronym="EDMA_TPCC_CCNT_n_32" offset="0x441C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_33" acronym="EDMA_TPCC_CCNT_n_33" offset="0x443C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_34" acronym="EDMA_TPCC_CCNT_n_34" offset="0x445C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_35" acronym="EDMA_TPCC_CCNT_n_35" offset="0x447C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_36" acronym="EDMA_TPCC_CCNT_n_36" offset="0x449C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_37" acronym="EDMA_TPCC_CCNT_n_37" offset="0x44BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_38" acronym="EDMA_TPCC_CCNT_n_38" offset="0x44DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_39" acronym="EDMA_TPCC_CCNT_n_39" offset="0x44FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_40" acronym="EDMA_TPCC_CCNT_n_40" offset="0x451C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_41" acronym="EDMA_TPCC_CCNT_n_41" offset="0x453C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_42" acronym="EDMA_TPCC_CCNT_n_42" offset="0x455C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_43" acronym="EDMA_TPCC_CCNT_n_43" offset="0x457C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_44" acronym="EDMA_TPCC_CCNT_n_44" offset="0x459C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_45" acronym="EDMA_TPCC_CCNT_n_45" offset="0x45BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_46" acronym="EDMA_TPCC_CCNT_n_46" offset="0x45DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_47" acronym="EDMA_TPCC_CCNT_n_47" offset="0x45FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_48" acronym="EDMA_TPCC_CCNT_n_48" offset="0x461C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_49" acronym="EDMA_TPCC_CCNT_n_49" offset="0x463C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_50" acronym="EDMA_TPCC_CCNT_n_50" offset="0x465C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_51" acronym="EDMA_TPCC_CCNT_n_51" offset="0x467C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_52" acronym="EDMA_TPCC_CCNT_n_52" offset="0x469C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_53" acronym="EDMA_TPCC_CCNT_n_53" offset="0x46BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_54" acronym="EDMA_TPCC_CCNT_n_54" offset="0x46DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_55" acronym="EDMA_TPCC_CCNT_n_55" offset="0x46FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_56" acronym="EDMA_TPCC_CCNT_n_56" offset="0x471C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_57" acronym="EDMA_TPCC_CCNT_n_57" offset="0x473C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_58" acronym="EDMA_TPCC_CCNT_n_58" offset="0x475C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_59" acronym="EDMA_TPCC_CCNT_n_59" offset="0x477C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_60" acronym="EDMA_TPCC_CCNT_n_60" offset="0x479C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_61" acronym="EDMA_TPCC_CCNT_n_61" offset="0x47BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_62" acronym="EDMA_TPCC_CCNT_n_62" offset="0x47DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_63" acronym="EDMA_TPCC_CCNT_n_63" offset="0x47FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_64" acronym="EDMA_TPCC_CCNT_n_64" offset="0x481C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_65" acronym="EDMA_TPCC_CCNT_n_65" offset="0x483C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_66" acronym="EDMA_TPCC_CCNT_n_66" offset="0x485C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_67" acronym="EDMA_TPCC_CCNT_n_67" offset="0x487C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_68" acronym="EDMA_TPCC_CCNT_n_68" offset="0x489C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_69" acronym="EDMA_TPCC_CCNT_n_69" offset="0x48BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_70" acronym="EDMA_TPCC_CCNT_n_70" offset="0x48DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_71" acronym="EDMA_TPCC_CCNT_n_71" offset="0x48FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_72" acronym="EDMA_TPCC_CCNT_n_72" offset="0x491C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_73" acronym="EDMA_TPCC_CCNT_n_73" offset="0x493C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_74" acronym="EDMA_TPCC_CCNT_n_74" offset="0x495C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_75" acronym="EDMA_TPCC_CCNT_n_75" offset="0x497C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_76" acronym="EDMA_TPCC_CCNT_n_76" offset="0x499C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_77" acronym="EDMA_TPCC_CCNT_n_77" offset="0x49BC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_78" acronym="EDMA_TPCC_CCNT_n_78" offset="0x49DC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_79" acronym="EDMA_TPCC_CCNT_n_79" offset="0x49FC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_80" acronym="EDMA_TPCC_CCNT_n_80" offset="0x4A1C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_81" acronym="EDMA_TPCC_CCNT_n_81" offset="0x4A3C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_82" acronym="EDMA_TPCC_CCNT_n_82" offset="0x4A5C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_83" acronym="EDMA_TPCC_CCNT_n_83" offset="0x4A7C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_84" acronym="EDMA_TPCC_CCNT_n_84" offset="0x4A9C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_85" acronym="EDMA_TPCC_CCNT_n_85" offset="0x4ABC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_86" acronym="EDMA_TPCC_CCNT_n_86" offset="0x4ADC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_87" acronym="EDMA_TPCC_CCNT_n_87" offset="0x4AFC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_88" acronym="EDMA_TPCC_CCNT_n_88" offset="0x4B1C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_89" acronym="EDMA_TPCC_CCNT_n_89" offset="0x4B3C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_90" acronym="EDMA_TPCC_CCNT_n_90" offset="0x4B5C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_91" acronym="EDMA_TPCC_CCNT_n_91" offset="0x4B7C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_92" acronym="EDMA_TPCC_CCNT_n_92" offset="0x4B9C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_93" acronym="EDMA_TPCC_CCNT_n_93" offset="0x4BBC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_94" acronym="EDMA_TPCC_CCNT_n_94" offset="0x4BDC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_95" acronym="EDMA_TPCC_CCNT_n_95" offset="0x4BFC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_96" acronym="EDMA_TPCC_CCNT_n_96" offset="0x4C1C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_97" acronym="EDMA_TPCC_CCNT_n_97" offset="0x4C3C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_98" acronym="EDMA_TPCC_CCNT_n_98" offset="0x4C5C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_99" acronym="EDMA_TPCC_CCNT_n_99" offset="0x4C7C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_100" acronym="EDMA_TPCC_CCNT_n_100" offset="0x4C9C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_101" acronym="EDMA_TPCC_CCNT_n_101" offset="0x4CBC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_102" acronym="EDMA_TPCC_CCNT_n_102" offset="0x4CDC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_103" acronym="EDMA_TPCC_CCNT_n_103" offset="0x4CFC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_104" acronym="EDMA_TPCC_CCNT_n_104" offset="0x4D1C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_105" acronym="EDMA_TPCC_CCNT_n_105" offset="0x4D3C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_106" acronym="EDMA_TPCC_CCNT_n_106" offset="0x4D5C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_107" acronym="EDMA_TPCC_CCNT_n_107" offset="0x4D7C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_108" acronym="EDMA_TPCC_CCNT_n_108" offset="0x4D9C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_109" acronym="EDMA_TPCC_CCNT_n_109" offset="0x4DBC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_110" acronym="EDMA_TPCC_CCNT_n_110" offset="0x4DDC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_111" acronym="EDMA_TPCC_CCNT_n_111" offset="0x4DFC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_112" acronym="EDMA_TPCC_CCNT_n_112" offset="0x4E1C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_113" acronym="EDMA_TPCC_CCNT_n_113" offset="0x4E3C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_114" acronym="EDMA_TPCC_CCNT_n_114" offset="0x4E5C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_115" acronym="EDMA_TPCC_CCNT_n_115" offset="0x4E7C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_116" acronym="EDMA_TPCC_CCNT_n_116" offset="0x4E9C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_117" acronym="EDMA_TPCC_CCNT_n_117" offset="0x4EBC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_118" acronym="EDMA_TPCC_CCNT_n_118" offset="0x4EDC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_119" acronym="EDMA_TPCC_CCNT_n_119" offset="0x4EFC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_120" acronym="EDMA_TPCC_CCNT_n_120" offset="0x4F1C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_121" acronym="EDMA_TPCC_CCNT_n_121" offset="0x4F3C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_122" acronym="EDMA_TPCC_CCNT_n_122" offset="0x4F5C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_123" acronym="EDMA_TPCC_CCNT_n_123" offset="0x4F7C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_124" acronym="EDMA_TPCC_CCNT_n_124" offset="0x4F9C" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_125" acronym="EDMA_TPCC_CCNT_n_125" offset="0x4FBC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_126" acronym="EDMA_TPCC_CCNT_n_126" offset="0x4FDC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMA_TPCC_CCNT_n_127" acronym="EDMA_TPCC_CCNT_n_127" offset="0x4FFC" width="32" description="C byte count">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="CCNT" width="16" begin="15" end="0" resetval="0x0" description="CCNT: Count for 3rd Dimension: CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT can be anywhere between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K-1 frames). CCNT of '1' means '1' frame in the block, and CCNT of '0' means '0' frames in the block. A CCNT value of '0' is considered as either a null or dummy transfer. A Dummy or Null transfer will generate a Completion code depending on the settings of the completion bit fields of the OPT field. WIMODE has no affect on CCNT operation." range="" rwaccess="RW"/>
  </register>
</module>
