<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 10 (filtered)">
<title>Programma del corso</title>

<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Times;
	panose-1:2 2 6 3 5 4 5 2 3 4;}
@font-face
	{font-family:Palatino;
	panose-1:0 0 0 0 0 0 0 0 0 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0cm;
	margin-bottom:.0001pt;
	text-autospace:none;
	font-size:12.0pt;
	font-family:Palatino;}
@page Section1
	{size:594.0pt 841.0pt;
	margin:70.85pt 3.0cm 70.85pt 3.0cm;}
div.Section1
	{page:Section1;}
-->
</style>

</head>

<body lang=IT style='text-justify-trim:punctuation' background="../../images/bckgd_carta_blue.gif">

<div class=Section1>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:18.0pt;font-family:Times'>Programma preliminare del corso</span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:18.0pt;font-family:Times'>Calcolatori Elettronici II </span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:18.0pt;font-family:Times'>(C.L. Ing. Informatica – gruppo A-L)</span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:18.0pt;font-family:Times'>A/A 2003/2004</span></b></p>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-family:Times'>Prof. Bruno Ciciani</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>1.   Interfaccia tra
processore e periferiche</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Tipi e
caratteristiche delle periferiche</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Tecniche di
interfacciamento dei processori con le unità esterne</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Busy
waiting</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Polling</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Interruzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Tecnica
di trasferimento dei dati tra memoria e periferiche di tipo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Direct
Memory Access</span></p>

<p class=MsoNormal style='text-indent:35.45pt'><span style='font-family:Times'>Gestione
dell’I/O del “PD32”</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Istruzioni
di I/O</span></p>

<p class=MsoNormal style='margin-left:35.45pt;text-indent:35.45pt'><span
style='font-family:Times'>Gestione eventi asincroni</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Gestione
dell’interrupt</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Gestione
dell’hold</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Diagramma
di stato del microprogramma</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Segnali
di controllo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Temporizzazioni
tra PD32 e memoria di lavoro</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Temporizzazioni
tra PD32 e dispositivi di I/O</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Una
possibile organizzazione del microcodice</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Esempi
di microcodice</span></p>

<p class=MsoNormal style='text-indent:35.45pt'><span style='font-family:Times'>Dischi
magnetici ed architetture RAID</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Bus</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Tipi
di bus: processore-memora, di I/O, generici</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Bus
sincroni e asincroni</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Arbitraggio
del bus</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Bus
standard</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal style='margin-right:-8.45pt'><b><span style='font-family:
Times'>2. Metriche di misura delle prestazioni dei sistemi di elaborazione e
delle CPU</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Concetto di
prestazione (tempo di esecuzione di un programma e throughput)</span></p>

<p class=MsoNormal><span style='font-family:Times'>            </span><span
lang=EN-GB style='font-family:Times'>Clock Per Instruction (CPI)</span></p>

<p class=MsoNormal><span lang=EN-GB style='font-family:Times'>            </span><span
style='font-family:Times'>I MIPS e i loro limiti</span></p>

<p class=MsoNormal><span style='font-family:Times'>            I MFLOPS e i
loro limiti</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Analisi del
carico e “benchmarks”</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Dai processori
CISC ai processori RISC</span></p>

<span style='font-size:12.0pt;font-family:Times'><br clear=all
style='page-break-before:always'>
</span>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>3. Organizzazione del
processore “MIPS” (di tipo RISC)</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Set delle
istruzioni </span></p>

<p class=MsoNormal><span style='font-family:Times'>            Formato
dell’istruzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Architettura nel
caso di realizzazione a ciclo singolo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Architettura
del SCA</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
del SCO</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Temporizzazioni</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Architettura nel
caso di realizzazione a cicli di clock multipli</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Architettura
del SCA</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
del SCO</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Temporizzazioni</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Gestione
delle eccezioni</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Architettura nel
caso di SCA organizzata a pipeline</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Vantaggi
dell’organizzazione pipeline</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Architettura
del SCA</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
del SCO</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Conflitti
di dati e loro controllo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Come
limitare i conflitti di dati</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Conflitti
di salto condizionato e loro controllo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Gestione
delle eccezioni</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Considerazioni
costo/prestazioni delle tre architetture analizzate</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>4. Gestione della memoria</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Memorie RAM
statiche</span></p>

<p class=MsoNormal><span style='font-family:Times'>            La gerarchia di
memoria</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Memoria cache</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Gestione
dei fallimenti di accesso alla cache</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
della memoria principale</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Bus
cache-memoria principale</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Trasferimento
dati in modalità DMA</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Prestazioni
della cache</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Memoria virtuale
a paginazione</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Gestione della
gerarchia di memoria</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        (a
indirizzamento diretto, set-associativa, completamente </span></p>

<p class=MsoNormal><span style='font-family:Times'>                        associativa)</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>&nbsp;</span></b></p>

<p class=MsoNormal><b><span style='font-family:Times'>5. Architetture avanzate</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Classificazione
di Flynn</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Caratteristiche
delle architetture SIMD</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Caratteristiche
delle architetture MIMD</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Programmazione
dei calcolatori MIMD</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Architetture
MIMD a bus singolo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Gestione
della coerenza delle cache</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Architetture
MIMD con strutture di interconnessione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Strutture
di interconnessione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Architetture</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Tecniche
di instradamento</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Politiche
di routing</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Cluster di
workstations</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal style='text-align:justify'><b><span style='font-family:Times'>Libri
consigliati:</span></b></p>

<p class=MsoNormal style='text-align:justify'><b><span style='font-family:Times'>&nbsp;</span></b></p>

<p class=MsoNormal style='text-align:justify'><span style='font-family:Times'>Ciciani:
<i>Dispense “Complementi sull’architettura del PD32”</i></span></p>

<p class=MsoNormal style='text-align:justify'><span style='font-family:Times'>Cioffi,
Jorno, Villani:<i> Il Processore PD32</i>, Masson</span></p>

<p class=MsoNormal style='margin-left:49.65pt;text-align:justify;text-indent:
-49.65pt'><span style='font-family:Times'>Patterson, Hennessy: <i>Struttura,
organizzazione e progetto dei calcolatori</i>, Jackson libri 1999<i>, <b>oppure</b>,
Computer Organization &amp; Design: the hardware/software Interface</i>, <u>Second
Edition</u>, Morgan Kaufmann Publishers, 1998.</span></p>

<p class=MsoNormal><span style='font-family:Times'>AA.VV: Appunti integrativi</span></p>

</div>

</body>

</html>
