
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 652 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/bgm/.Xil/Vivado-19712-lazarus/dcp/bgm.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/bgm/.Xil/Vivado-19712-lazarus/dcp/bgm.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1211.141 ; gain = 21.672 ; free physical = 9411 ; free virtual = 30184
Restored from archive | CPU: 1.670000 secs | Memory: 21.599678 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1211.141 ; gain = 21.672 ; free physical = 9411 ; free virtual = 30184
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1211.141 ; gain = 401.609 ; free physical = 9457 ; free virtual = 30184
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:15:19 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[9]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[0]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[10]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[11]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[12]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[13]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[14]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[15]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[16]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[17]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[18]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[1]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[20]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[21]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[22]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[23]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[24]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[25]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[26]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[27]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[2]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[4]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[5]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[6]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[7]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[8]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/u5/prod_reg/CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.272      -18.388                    256                 5553        0.074        0.000                      0                 5553        2.700        0.000                       0                  4300  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 3.250}        6.500           153.846         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -0.272      -18.388                    256                 5553        0.074        0.000                      0                 5553        2.700        0.000                       0                  4300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :          256  Failing Endpoints,  Worst Slack       -0.272ns,  Total Violation      -18.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 a6_add/opb_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a6_add/u1/fracta_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 2.061ns (30.497%)  route 4.697ns (69.503%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=3 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 10.124 - 6.500 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        1.167     3.949    a6_add/clock_IBUF_BUFG
    SLICE_X22Y165                                                     r  a6_add/opb_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y165        FDRE (Prop_fdre_C_Q)         0.232     4.181 r  a6_add/opb_r_reg[25]/Q
                         net (fo=8, routed)           0.437     4.617    a6_add/u1/I1[2]
    SLICE_X22Y164        LUT4 (Prop_lut4_I2_O)        0.119     4.736 r  a6_add/u1/fracta_out[24]_i_11__5/O
                         net (fo=1, routed)           0.000     4.736    a6_add/u1/n_44_fracta_out[24]_i_11__5
    SLICE_X22Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.982 r  a6_add/u1/fracta_out_reg[24]_i_2__5/CO[3]
                         net (fo=167, routed)         0.335     5.317    a6_add/expa_lt_expb
    SLICE_X22Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.360 r  a6_add/fracta_out[24]_i_18__5/O
                         net (fo=1, routed)           0.196     5.556    a6_add/n_44_fracta_out[24]_i_18__5
    SLICE_X23Y164        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.279     5.835 r  a6_add/fracta_out_reg[24]_i_14__5/CO[3]
                         net (fo=1, routed)           0.000     5.835    a6_add/n_44_fracta_out_reg[24]_i_14__5
    SLICE_X23Y165        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     5.942 f  a6_add/fracta_out_reg[24]_i_15__5/O[2]
                         net (fo=8, routed)           0.440     6.382    a6_add/u1/exp_diff2[6]
    SLICE_X23Y163        LUT6 (Prop_lut6_I0_O)        0.118     6.500 f  a6_add/u1/fracta_out[26]_i_8__5/O
                         net (fo=3, routed)           0.104     6.604    a6_add/u1/n_44_fracta_out[26]_i_8__5
    SLICE_X23Y163        LUT2 (Prop_lut2_I1_O)        0.043     6.647 r  a6_add/u1/fracta_out[26]_i_6__5/O
                         net (fo=6, routed)           0.341     6.987    a6_add/u1/n_44_fracta_out[26]_i_6__5
    SLICE_X22Y163        LUT3 (Prop_lut3_I2_O)        0.052     7.039 r  a6_add/u1/fracta_out[2]_i_8__5/O
                         net (fo=18, routed)          0.329     7.368    a6_add/u1/n_44_fracta_out[2]_i_8__5
    SLICE_X19Y162        LUT6 (Prop_lut6_I2_O)        0.132     7.500 r  a6_add/u1/fracta_out[23]_i_4__5/O
                         net (fo=2, routed)           0.308     7.808    a6_add/u1/n_44_fracta_out[23]_i_4__5
    SLICE_X18Y163        LUT3 (Prop_lut3_I2_O)        0.043     7.851 r  a6_add/u1/fracta_out[23]_i_3__5/O
                         net (fo=5, routed)           0.304     8.155    a6_add/u1/n_44_fracta_out[23]_i_3__5
    SLICE_X17Y164        LUT2 (Prop_lut2_I1_O)        0.043     8.198 f  a6_add/u1/fracta_out[23]_i_2__5/O
                         net (fo=8, routed)           0.400     8.598    a6_add/u1/n_44_fracta_out[23]_i_2__5
    SLICE_X17Y160        LUT6 (Prop_lut6_I5_O)        0.043     8.641 r  a6_add/u1/fracta_out[7]_i_2__5/O
                         net (fo=4, routed)           0.487     9.128    a6_add/u1/n_44_fracta_out[7]_i_2__5
    SLICE_X14Y160        LUT6 (Prop_lut6_I3_O)        0.043     9.171 r  a6_add/u1/sign_i_32__5/O
                         net (fo=1, routed)           0.268     9.439    a6_add/u1/n_44_sign_i_32__5
    SLICE_X15Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     9.623 r  a6_add/u1/sign_reg_i_19__5/CO[3]
                         net (fo=1, routed)           0.000     9.623    a6_add/u1/n_44_sign_reg_i_19__5
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.672 r  a6_add/u1/sign_reg_i_8__5/CO[3]
                         net (fo=1, routed)           0.000     9.672    a6_add/u1/n_44_sign_reg_i_8__5
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.721 r  a6_add/u1/sign_reg_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     9.721    a6_add/u1/n_44_sign_reg_i_3__5
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.796 r  a6_add/u1/sign_reg_i_2__5/CO[1]
                         net (fo=54, routed)          0.386    10.182    a6_add/u1/fractb_lt_fracta
    SLICE_X14Y166        LUT2 (Prop_lut2_I1_O)        0.118    10.300 f  a6_add/u1/fracta_out[0]_i_7__5/O
                         net (fo=2, routed)           0.363    10.664    a6_add/u1/n_44_fracta_out[0]_i_7__5
    SLICE_X14Y166        LUT6 (Prop_lut6_I5_O)        0.043    10.707 r  a6_add/u1/fracta_out[0]_i_1__5/O
                         net (fo=1, routed)           0.000    10.707    a6_add/u1/fracta_s[0]
    SLICE_X14Y166        FDRE                                         r  a6_add/u1/fracta_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500 r  
    AL31                                              0.000     6.500 r  clock
                         net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        1.057    10.124    a6_add/u1/clock_IBUF_BUFG
    SLICE_X14Y166                                                     r  a6_add/u1/fracta_out_reg[0]/C
                         clock pessimism              0.281    10.406    
                         clock uncertainty           -0.035    10.370    
    SLICE_X14Y166        FDRE (Setup_fdre_C_D)        0.064    10.434    a6_add/u1/fracta_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                 -0.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 a1_add/opb_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/exp_dn_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.110%)  route 0.176ns (57.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.639     1.894    a1_add/clock_IBUF_BUFG
    SLICE_X9Y149                                                      r  a1_add/opb_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  a1_add/opb_r_reg[30]/Q
                         net (fo=7, routed)           0.176     2.170    a1_add/u1/Q[29]
    SLICE_X8Y151         LUT3 (Prop_lut3_I2_O)        0.028     2.198 r  a1_add/u1/exp_dn_out[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.198    a1_add/u1/exp_large[7]
    SLICE_X8Y151         FDRE                                         r  a1_add/u1/exp_dn_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.790     2.286    a1_add/u1/clock_IBUF_BUFG
    SLICE_X8Y151                                                      r  a1_add/u1/exp_dn_out_reg[7]/C
                         clock pessimism             -0.248     2.037    
    SLICE_X8Y151         FDRE (Hold_fdre_C_D)         0.087     2.124    a1_add/u1/exp_dn_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform:           { 0 3.25 }
Period:             6.500
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349     6.500   5.150  BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.550     3.250   2.700  SLICE_X10Y183  x10_mul/out_reg[31]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550     3.250   2.700  SLICE_X22Y167  delay_a5/d5_reg1_reg[10]_srl2/CLK



report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1854.121 ; gain = 642.980 ; free physical = 8952 ; free virtual = 29678
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:15:19 2015...
