Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4253e82b31da472ea40b36bcc7c0ae83 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_processor_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_processor_time_synth.sdf", for root module "tb_processor/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_processor_time_synth.sdf", for root module "tb_processor/DUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DataMemoryModule
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.IM
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD12
Compiling module xil_defaultlib.RAM32M_HD13
Compiling module xil_defaultlib.RAM32M_HD14
Compiling module xil_defaultlib.RAM32M_HD15
Compiling module xil_defaultlib.RAM32M_HD16
Compiling module xil_defaultlib.RAM32M_HD17
Compiling module xil_defaultlib.RAM32M_HD18
Compiling module xil_defaultlib.RAM32M_HD19
Compiling module xil_defaultlib.RAM32M_HD20
Compiling module xil_defaultlib.RAM32M_HD21
Compiling module xil_defaultlib.RAM32M_HD22
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.top
Compiling architecture behavioral of entity xil_defaultlib.tb_processor
Built simulation snapshot tb_processor_time_synth
