#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec 31 02:16:46 2022
# Process ID: 14232
# Current directory: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18524 C:\Users\Mostafa\Desktop\computer arc\LEC_Project\FULL_CODE\Lec_Project.xpr
# Log file: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/vivado.log
# Journal file: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xlinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 844.813 ; gain = 171.070
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: DataPath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:59 ; elapsed = 00:25:46 . Memory (MB): peak = 897.902 ; gain = 690.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DataPath' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:12]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (2#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (3#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Memory_Address' does not match port width (16) of module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
INFO: [Synth 8-638] synthesizing module 'Data_Memory_Reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory_Reg' (4#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_Register' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:79]
WARNING: [Synth 8-567] referenced signal 'Opcode' should be on the sensitivity list [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (6#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
INFO: [Synth 8-638] synthesizing module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'Write_to_reg_Mux' (7#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'Read_1_OR_3_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'Read_1_OR_3_Mux' (8#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg_Selector' does not match port width (2) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr25_21' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr15_11' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-638] synthesizing module 'Reg_out_R' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg_out_R' (10#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_A_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_A_Mux' (11#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_B_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_B_Mux' (12#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:53]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100100 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100101 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:55]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_reg' (14#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'PC_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC_Mux' (15#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (16#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (17#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[15]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[14]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[13]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[11]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[10]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[9]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[8]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[7]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[6]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[5]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:00 ; elapsed = 00:25:47 . Memory (MB): peak = 928.988 ; gain = 721.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:25:47 . Memory (MB): peak = 928.988 ; gain = 721.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:26 ; elapsed = 00:26:14 . Memory (MB): peak = 1399.750 ; gain = 1192.352
41 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1399.750 ; gain = 546.156
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library work [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:1]
[Sat Dec 31 04:14:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library work [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:1]
[Sat Dec 31 04:15:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.runs/synth_1/runme.log
set_property part xc7vx330tffv1761-2L [current_project]
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx330tffv1761-2L
Top: DataPath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:16 ; elapsed = 01:59:48 . Memory (MB): peak = 1417.758 ; gain = 1210.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DataPath' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:12]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (2#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (3#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Memory_Address' does not match port width (16) of module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
INFO: [Synth 8-638] synthesizing module 'Data_Memory_Reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory_Reg' (4#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_Register' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:79]
WARNING: [Synth 8-567] referenced signal 'Opcode' should be on the sensitivity list [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (6#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
INFO: [Synth 8-638] synthesizing module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'Write_to_reg_Mux' (7#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'Read_1_OR_3_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'Read_1_OR_3_Mux' (8#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg_Selector' does not match port width (2) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr25_21' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr15_11' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-638] synthesizing module 'Reg_out_R' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg_out_R' (10#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_A_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_A_Mux' (11#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_B_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_B_Mux' (12#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:53]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100100 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100101 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:55]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_reg' (14#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'PC_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC_Mux' (15#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (16#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (17#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[15]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[14]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[13]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[11]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[10]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[9]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[8]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[7]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[6]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[5]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:16 ; elapsed = 01:59:49 . Memory (MB): peak = 1417.758 ; gain = 1210.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:16 ; elapsed = 01:59:49 . Memory (MB): peak = 1417.758 ; gain = 1210.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx330tffv1761-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:30 ; elapsed = 02:00:00 . Memory (MB): peak = 1430.852 ; gain = 1223.453
41 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1430.852 ; gain = 13.094
set_property part xc7a35tcsg325-2L [current_project]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library work [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:1]
[Sat Dec 31 04:17:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.runs/synth_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg325-2L
Top: DataPath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 02:00:55 . Memory (MB): peak = 1430.852 ; gain = 1223.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DataPath' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:12]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (2#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v:4]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (3#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Memory_Address' does not match port width (16) of module 'Data_Memory' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
INFO: [Synth 8-638] synthesizing module 'Data_Memory_Reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory_Reg' (4#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_Register' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Register' (5#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v:4]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:79]
WARNING: [Synth 8-567] referenced signal 'Opcode' should be on the sensitivity list [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (6#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v:3]
INFO: [Synth 8-638] synthesizing module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'Write_to_reg_Mux' (7#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'Read_1_OR_3_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'Read_1_OR_3_Mux' (8#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Reg_Selector' does not match port width (2) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr25_21' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'Instr15_11' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (5) of module 'Write_to_reg_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v:3]
INFO: [Synth 8-638] synthesizing module 'Reg_out_R' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-256] done synthesizing module 'Reg_out_R' (10#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_A_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_A_Mux' (11#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_B_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_B_Mux' (12#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:52]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001011 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:53]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100100 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001100101 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:55]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101110 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:56]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000001101111 is unreachable [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU_reg' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU_reg' (14#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'PC_Mux' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC_Mux' (15#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (16#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (17#1) [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:4]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[15]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[14]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[13]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[11]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[10]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[9]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[8]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[7]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[6]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[5]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port Memory_Address[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 02:00:56 . Memory (MB): peak = 1430.852 ; gain = 1223.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:38 ; elapsed = 02:00:56 . Memory (MB): peak = 1430.852 ; gain = 1223.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg325-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:44 ; elapsed = 02:01:00 . Memory (MB): peak = 1430.852 ; gain = 1223.453
41 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1430.852 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg325-2L
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 31 04:31:11 2022...
