FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* bench 14387.0.0 45a2f596d994 */
/* bench 14387.0.1 8cbb7794a276 */
/* bench 14387.0.2 35981097c001 */
/* bench 14387.0.3 70597d397b8b */
/* bench 14387.0.4 820cad33822b */
/* bench 14387.0.5 e26987f2992e */
/* bench 14387.0.6 d0c72ff24dd8 */
/* bench 23069.0.0 85a1401211a5 */
/* bench 23069.0.1 21c08fa8c578 */

#include <asm/io.h>

#ifndef RTC_PORT
#define RTC_PORT(x)	(0x70 + (x))
#define RTC_ALWAYS_BCD	1	/* RTC operates in binary mode */
#endif

/*
 * The yet supported machines all access the RTC index register via
 * an ISA port access but the way to access the date register differs ...
 */
#define CMOS_READ(addr) ({ \
outb_p((addr),RTC_PORT(0)); \
inb_p(RTC_PORT(1)); \
})
#define CMOS_WRITE(val, addr) ({ \
outb_p((addr),RTC_PORT(0)); \
outb_p((val),RTC_PORT(1)); \
})

#endif /* __ASM_ALPHA_MC146818RTC_H */
