`timescale 1ns/1ps

module top;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    
    // Clock and reset generation
    logic clk;
    logic rst;
    
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    initial begin
        rst = 1;
        #20 rst = 0;
    end
    
    // Instantiate interface
    {{ module.name }}_interface dut_if(clk, rst);
    
    // Instantiate DUT
    {{ module.name }} dut (
        {% for port in module.ports %}
        .{{ port.name }}(dut_if.{{ port.name }}){% if not loop.last %},{% endif %}
        {% endfor %}
    );
    
    initial begin
        // Set interface in config DB
        uvm_config_db#(virtual {{ module.name }}_interface)::set(null, "*", "vif", dut_if);
        
        // Set test specific configs
        uvm_config_db#(int)::set(null, "*", "num_tests", {{ config.num_tests }});
        
        // Run test
        run_test("{{ module.name }}_test");
    end
    
    initial begin
        #10000;
        $display("Simulation timeout reached");
        $finish;
    end
endmodule