
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 376.453 ; gain = 80.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'getOmega' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/getOmega.v:22]
INFO: [Synth 8-638] synthesizing module 'SPI_slave' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/SPI.v:23]
WARNING: [Synth 8-6014] Unused sequential element bitcnt_reg was removed.  [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/SPI.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSELr_reg' and it is trimmed from '3' to '2' bits. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/SPI.v:39]
INFO: [Synth 8-256] done synthesizing module 'SPI_slave' (1#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/SPI.v:23]
INFO: [Synth 8-256] done synthesizing module 'getOmega' (2#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/getOmega.v:22]
WARNING: [Synth 8-387] label required on module instance [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:38]
INFO: [Synth 8-638] synthesizing module 'msbNumZeros' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:57]
INFO: [Synth 8-256] done synthesizing module 'msbNumZeros' (3#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:57]
INFO: [Synth 8-638] synthesizing module 'clkDivider' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/clkDivider.v:46]
INFO: [Synth 8-638] synthesizing module 'divide_2' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/clkDivider.v:23]
INFO: [Synth 8-256] done synthesizing module 'divide_2' (4#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/clkDivider.v:23]
WARNING: [Synth 8-567] referenced signal 'n' should be on the sensitivity list [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/clkDivider.v:66]
WARNING: [Synth 8-567] referenced signal 'clkReg' should be on the sensitivity list [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/clkDivider.v:66]
INFO: [Synth 8-256] done synthesizing module 'clkDivider' (5#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/clkDivider.v:46]
INFO: [Synth 8-638] synthesizing module 'sigma_delta_twopiece' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sigma_delta_twopiece.v:2]
	Parameter FSIG bound to: 1000 - type: integer 
	Parameter BITWIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_two_piece' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sd_two_piece.v:2]
	Parameter POSTGAIN bound to: 2 - type: integer 
	Parameter BITWIDTH bound to: 40 - type: integer 
	Parameter RESETVAL bound to: 40'b0111111111111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'capped_adder' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/capped_adder.v:1]
	Parameter BITWIDTH bound to: 40 - type: integer 
	Parameter smallBW bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'capped_adder' (6#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/capped_adder.v:1]
INFO: [Synth 8-638] synthesizing module 'sd2' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sd2.v:1]
	Parameter BW bound to: 16 - type: integer 
	Parameter RESETVAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd2' (7#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sd2.v:1]
INFO: [Synth 8-256] done synthesizing module 'sd_two_piece' (8#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sd_two_piece.v:2]
INFO: [Synth 8-638] synthesizing module 'sd_two_piece__parameterized0' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sd_two_piece.v:2]
	Parameter POSTGAIN bound to: 2 - type: integer 
	Parameter BITWIDTH bound to: 40 - type: integer 
	Parameter RESETVAL bound to: 40'b0000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'sd_two_piece__parameterized0' (8#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sd_two_piece.v:2]
INFO: [Synth 8-256] done synthesizing module 'sigma_delta_twopiece' (9#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/imports/verilog/sigma_delta_twopiece.v:2]
INFO: [Synth 8-4471] merging register 'delayOut2_reg' into 'delayOut1_reg' [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:48]
WARNING: [Synth 8-6014] Unused sequential element delayOut2_reg was removed.  [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:48]
INFO: [Synth 8-256] done synthesizing module 'main' (10#1) [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[15]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[14]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[13]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[12]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[11]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[10]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[9]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[8]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[7]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[6]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[5]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[4]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[3]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[2]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[1]
WARNING: [Synth 8-3331] design msbNumZeros has unconnected port encoder_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 415.781 ; gain = 119.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 415.781 ; gain = 119.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-2489] -period contains time 14.901161 which will be rounded to 14.901 to ensure it is an integer multiple of 1 picosecond [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:8]
WARNING: [Vivado 12-2489] -waveform contains time 7.450581 which will be rounded to 7.451 to ensure it is an integer multiple of 1 picosecond [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'misoPort'. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.srcs/constrs_1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 761.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 4     
	   2 Input     40 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 2     
	   5 Input     18 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     40 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SPI_slave 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module divide_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module capped_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   3 Input     40 Bit        Muxes := 1     
Module sd2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     18 Bit       Adders := 1     
	   5 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sd_two_piece 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module sd_two_piece__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module sigma_delta_twopiece 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To1/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To2/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To3/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To4/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To5/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To6/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To7/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To8/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To9/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To10/outClk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\getClk/div2To11/outClk_reg )
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[63]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[62]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[61]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[60]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[59]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[58]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[57]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[56]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[55]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[54]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[53]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[52]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[51]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[50]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[49]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[48]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[47]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[46]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[45]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[44]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[43]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[42]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[41]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/byte_data_received_reg[40]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[63]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[62]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[61]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[60]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[59]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[58]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[57]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[56]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[55]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[54]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[53]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[52]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[51]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[50]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[49]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[48]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[47]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[46]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[45]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[44]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[43]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[42]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[41]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (omega/SPI/DATA_reg[40]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To1/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To2/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To3/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To4/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To5/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To6/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To7/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To8/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To9/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To10/outClk_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (getClk/div2To11/outClk_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop delayOut1_reg is being inverted and renamed to delayOut1_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    66|
|3     |LUT1   |    44|
|4     |LUT2   |    38|
|5     |LUT3   |    31|
|6     |LUT4   |    84|
|7     |LUT5   |    44|
|8     |LUT6   |   230|
|9     |FDRE   |   202|
|10    |FDSE   |    39|
|11    |IBUF   |     5|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------------------------+------+
|      |Instance     |Module                       |Cells |
+------+-------------+-----------------------------+------+
|1     |top          |                             |   786|
|2     |  omega      |getOmega                     |   325|
|3     |    SPI      |SPI_slave                    |   325|
|4     |  sd2        |sigma_delta_twopiece         |   452|
|5     |    piece_0  |sd_two_piece                 |   233|
|6     |      add_1  |capped_adder_1               |    13|
|7     |      add_2  |capped_adder_2               |    39|
|8     |      sd_one |sd2_3                        |   137|
|9     |    piece_1  |sd_two_piece__parameterized0 |   219|
|10    |      add_1  |capped_adder                 |    13|
|11    |      add_2  |capped_adder_0               |    39|
|12    |      sd_one |sd2                          |   126|
+------+-------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 761.828 ; gain = 119.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 761.828 ; gain = 465.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

46 Infos, 100 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 761.828 ; gain = 473.539
INFO: [Common 17-1381] The checkpoint 'C:/Users/trent/Coding/ECE224A/Final/Oscillator/Oscillator.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 761.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 18:42:58 2020...
