LDI R1 1
LDI R2 2
LDI R3 3

LDI VLR 3
ST R1 R0 R0
ST R2 R1 R0

ST R3 R2 R0
ST R3 R3 R3
ST R3 R3 R3

ADDI R4 R3 3

VLD.16 V1 R0

VADD.16 V2 V1 V1

VST.16 V2 R3

VDIV.16 V3 V2 V1

VST.16 V3 R4

##### testing vsts, should be at mem6
ADDI R4 R3 6
VSTS.16 V3 R4 R2 
VLDS.16 V1 R4 R2

HALT