# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:02 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid[0] \
 ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs_valid \
 index[0] index[1] index[2] index_valid

.latch        n48 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n53 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n58 control.tehb.dataReg[0]  0
.latch        n63 control.tehb.dataReg[1]  0
.latch        n68 control.tehb.dataReg[2]  0
.latch        n73 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n43
01 1
.names control.tehb.control.fullReg new_n43 ins_ready[1]
01 1
.names ins_valid[0] new_n43 new_n45
00 1
.names ins_valid[2] new_n45 new_n46
11 1
.names control.tehb.control.fullReg new_n46 ins_ready[2]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n48_1
11 1
.names ins_ready[1] new_n48_1 index[0]
00 0
.names ins[0] index[0] new_n50
10 1
.names ins[2] index[0] new_n51
11 1
.names new_n50 new_n51 new_n52
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n53_1
11 1
.names ins_ready[2] new_n53_1 index[1]
00 0
.names new_n52 index[1] new_n55
00 1
.names ins[4] index[0] new_n56
10 1
.names index[1] new_n56 new_n57
11 1
.names new_n55 new_n57 new_n58_1
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names new_n58_1 index[2] outs[0]
00 1
.names ins[1] index[0] new_n61
10 1
.names ins[3] index[0] new_n62
11 1
.names new_n61 new_n62 new_n63_1
00 1
.names index[1] new_n63_1 new_n64
00 1
.names ins[5] index[0] new_n65
10 1
.names index[1] new_n65 new_n66
11 1
.names new_n64 new_n66 new_n67
00 1
.names index[2] new_n67 outs[1]
00 1
.names new_n45 new_n46 new_n69
00 1
.names new_n46 new_n69 new_n70
00 1
.names control.tehb.control.fullReg new_n70 new_n71
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n71 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n71 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n74
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n75
01 1
.names new_n74 new_n75 new_n76
00 1
.names rst new_n76 new_n77
00 1
.names new_n71 new_n77 n73
01 1
.names new_n74 n73 n48
01 0
.names new_n75 n73 n53
01 0
.names control.tehb.control.fullReg new_n76 new_n81
00 1
.names new_n70 new_n81 new_n82
01 1
.names control.tehb.dataReg[0] new_n82 new_n83
10 1
.names new_n43 new_n82 new_n84
11 1
.names new_n83 new_n84 new_n85
00 1
.names rst new_n85 n58
00 1
.names control.tehb.dataReg[1] new_n82 new_n87
10 1
.names new_n46 new_n82 new_n88
11 1
.names new_n87 new_n88 new_n89
00 1
.names rst new_n89 n63
00 1
.names rst control.tehb.dataReg[2] new_n91
01 1
.names new_n82 new_n91 n68
01 1
.end
