INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/Trabajos Pacticos/tp1_input/inpu.srcs/sources_1/new/inpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/Trabajos Pacticos/tp1_input/inpu.srcs/sim_1/new/testInput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testInput
