// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "vr9.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/mips/lantiq_rcu_gphy.h>

/ {
	compatible = "avm,fritzxx90", "lantiq,xway", "lantiq,vr9";

	chosen {
		bootargs = "console=ttyLTQ0,115200";
	};

	aliases {
		led-boot = &led_power_green;
		led-failsafe = &led_power_red;
		led-running = &led_power_green;
		led-upgrade = &led_power_red;

		led-dsl = &led_dsl;
		led-internet = &led_info;
		led-wifi = &led_wifi;
	};

	keys {
		compatible = "gpio-keys-polled";
		poll-interval = <100>;

		power {
			label = "power";
			gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER>;
		};

		wifi {
			label = "wifi";
			gpios = <&gpio 29 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RFKILL>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_power_green: power_green {
			label = "green:power";
			gpios = <&gpio 45 GPIO_ACTIVE_LOW>;
			default-state = "keep";
		};

		led_power_red: power_red {
			label = "red:power";
			gpios = <&gpio 46 GPIO_ACTIVE_LOW>;
		};

		led_wifi: wifi {
			label = "green:wifi";
			gpios = <&gpio 36 GPIO_ACTIVE_LOW>;
		};

		led_dsl: dsl {
			label = "green:dsl";
			gpios = <&gpio 35 GPIO_ACTIVE_LOW>;
		};

		led_lan {
			label = "green:lan";
			gpios = <&gpio 47 GPIO_ACTIVE_LOW>;
		};

		led_info: info {
			label = "green:info";
			gpios = <&gpio 33 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-export {
		compatible = "gpio-export";

		gpio_wasp_reset {
			gpio-export,name = "wasp:reset";
			gpio-export,output = <1>;
			gpios = <&gpio 34 GPIO_ACTIVE_HIGH>;
		};
	};
};

&gphy0 {
	lantiq,gphy-mode = <GPHY_MODE_GE>;
};

&gphy1 {
	lantiq,gphy-mode = <GPHY_MODE_GE>;
};

&gswip_mdio {
	phy0: ethernet-phy@0 {
		reg = <0x00>;
		reset-gpios = <&gpio 32 GPIO_ACTIVE_LOW>;
	};

	phy1: ethernet-phy@1 {
		reg = <0x01>;
		reset-gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
	};

	phy11: ethernet-phy@11 {
		reg = <0x11>;
	};

	phy13: ethernet-phy@13 {
		reg = <0x13>;
	};
};

&gswip_ports {
	port@0 {
		reg = <0>;
		label = "lan3";
		phy-mode = "rgmii-rxid";
		phy-handle = <&phy0>;
	};

	port@1 {
		reg = <1>;
		label = "lan4";
		phy-mode = "rgmii-rxid";
		phy-handle = <&phy1>;
	};

	port@2 {
		reg = <2>;
		label = "lan2";
		phy-mode = "internal";
		phy-handle = <&phy11>;
	};

	port@4 {
		reg = <4>;
		label = "lan1";
		phy-mode = "internal";
		phy-handle = <&phy13>;
	};

	port@5 {
		reg = <5>;
		label = "lan5";
		phy-mode = "rgmii";

		fixed-link {
			speed = <1000>;
			full-duplex;
		};
	};
};

&gpio {
	pinctrl-names = "default";
	pinctrl-0 = <&state_default>;
	gpio-ranges = <&gpio 0 0 56>;

	state_default: pinmux {
		phy-rst {
			lantiq,pins = "io32", "io44";
			lantiq,pull = <0>;
			lantiq,open-drain;
			lantiq,output = <1>;
		};

		pcie-rst {
			lantiq,pins = "io21";
			lantiq,open-drain;
			lantiq,output = <1>;
		};
	};

	pcie-rst-dev {
		gpio-hog;
		line-name = "pcie-rst-dev";
		gpios = <22 GPIO_ACTIVE_LOW>;
		output-low;
	};
};

&spi {
	status = "okay";

	flash@4 {
		compatible = "jedec,spi-nor";
		reg = <4>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			urlader: partition@0 {
				reg = <0x0 0x40000>;
				label = "urlader";
				read-only;
			};

			partition@20000 {
				reg = <0x40000 0x60000>;
				label = "tffs (1)";
				read-only;
			};

			partition@30000 {
				reg = <0xa0000 0x60000>;
				label = "tffs (2)";
				read-only;
			};
		};
	};
};

&localbus {
	flash@1 {
		compatible = "lantiq,nand-xway";
		bank-width = <2>;
		reg = <0x1 0x0 0x2000000>;

		nand-ecc-mode = "on-die";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "kernel";
				reg = <0x0 0x400000>;
			};

			partition@400000 {
				label = "ubi";
				reg = <0x400000 0x1fc00000>;
			};
		};
	};
};


&pci0 {
	status = "okay";
};

&pcie0 {
	status = "okay";

	gpio-reset = <&gpio 21 GPIO_ACTIVE_LOW>;
	lantiq,switch-pcie-endianess;
};
