////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : clkdiv7.vf
// /___/   /\     Timestamp : 08/18/2024 02:47:00
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog "D:/Personal/Projects/Digital Labs/Tests-project/CLK-calibration/clkdiv7.vf" -w "D:/Personal/Projects/Digital Labs/Tests-project/CLK-calibration/clkdiv7.sch"
//Design Name: clkdiv7
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module FJKC_HXILINX_clkdiv7(Q, C, CLR, J, K);
   
   output             Q;

   input 	      C;	
   input 	      CLR;	
   input              J;
   input              K;
   
   parameter INIT = 1'b0;
   reg                Q = INIT;


   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 1'b0;
	else
        begin
           if(!J)
           begin
              if(K)
              Q <= 1'b0;
           end
           else
           begin
              if(!K)
              Q <= 1'b1;
              else 
              Q <= !Q;
           end
        end
     end
   
endmodule
`timescale 1ns / 1ps

module clkdiv7(CLK, 
               CLKO);

    input CLK;
   output CLKO;
   
   wire XLXN_18;
   wire XLXN_38;
   wire XLXN_39;
   wire XLXN_40;
   wire XLXN_41;
   wire XLXN_44;
   wire XLXN_45;
   wire XLXN_49;
   
   (* HU_SET = "XLXI_1_22" *) 
   FJKC_HXILINX_clkdiv7  XLXI_1 (.C(CLK), 
                                .CLR(XLXN_18), 
                                .J(XLXN_45), 
                                .K(XLXN_45), 
                                .Q(XLXN_41));
   (* HU_SET = "XLXI_2_20" *) 
   FJKC_HXILINX_clkdiv7  XLXI_2 (.C(CLK), 
                                .CLR(XLXN_18), 
                                .J(XLXN_49), 
                                .K(XLXN_41), 
                                .Q(XLXN_39));
   (* HU_SET = "XLXI_3_21" *) 
   FJKC_HXILINX_clkdiv7  XLXI_3 (.C(CLK), 
                                .CLR(XLXN_18), 
                                .J(XLXN_40), 
                                .K(XLXN_44), 
                                .Q(XLXN_45));
   GND  XLXI_15 (.G(XLXN_18));
   FD_1 #( .INIT(1'b0) ) XLXI_24 (.C(CLK), 
                 .D(XLXN_39), 
                 .Q(XLXN_38));
   OR2  XLXI_25 (.I0(XLXN_38), 
                .I1(XLXN_39), 
                .O(CLKO));
   VCC  XLXI_26 (.P(XLXN_40));
   OR2B1  XLXI_27 (.I0(XLXN_39), 
                  .I1(XLXN_41), 
                  .O(XLXN_44));
   AND2  XLXI_28 (.I0(XLXN_41), 
                 .I1(XLXN_45), 
                 .O(XLXN_49));
endmodule
