/*
 * Copyright (c) 2023 Benedikt Spranger <b.spranger@linutronix.de>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/g4/stm32g474Xe.dtsi>
#include <st/g4/stm32g474c(b-c-e)tx-pinctrl.dtsi>

/ {
	model = "Eurovibes NAScontrol board";
	compatible = "eurovibes,nascontrol";

	aliases {
		watchdog0 = &iwdg;
	};

	chosen {
		zephyr,console = &usart1;
		zephyr,shell-uart = &usart1;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
	};

	leds {
		compatible = "gpio-leds";

		/* MCU */
		hddled: led_ext_0 {
			gpios = <&gpiob 4 GPIO_ACTIVE_HIGH>;
			label = "extern HDD LED";
		};
		pwrled: led_ext_1 {
			gpios = <&gpiob 4 GPIO_ACTIVE_HIGH>;
			label = "extern PWR LED";
		};
		power1: relay_1 {
			gpios = <&gpiob 12 GPIO_ACTIVE_HIGH>;
			label = "power relay 1";
		};
		power2: relay_2 {
			gpios = <&gpiob 13 GPIO_ACTIVE_HIGH>;
			label = "power relay 2";
		};

		/* GPIO expander */
		power1_led: led_panel_0 {
			gpios = <&pca9535 8 GPIO_ACTIVE_HIGH>;
			label = "Panel Power1 Button LED";
		};
		power2_led: led_panel_1 {
			gpios = <&pca9535 9 GPIO_ACTIVE_HIGH>;
			label = "Panel Power2 Button LED";
		};
		pwrbtn_led: led_panel_2 {
			gpios = <&pca9535 10 GPIO_ACTIVE_HIGH>;
			label = "Panel PWR Button LED";
		};
		reset_led: led_panel_3 {
			gpios = <&pca9535 11 GPIO_ACTIVE_HIGH>;
			label = "Panel Reset Button LED";
		};
		pwr_led: led_panel_4 {
			gpios = <&pca9535 12 GPIO_ACTIVE_HIGH>;
			label = "Panel PWR LED";
		};
		hdd_led: led_panel_5 {
			gpios = <&pca9535 13 GPIO_ACTIVE_HIGH>;
			label = "Panel HDD LED";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		power1_button: button_panel_0 {
			label = "Panel Power1 Button";
			gpios = <&pca9535 0 GPIO_ACTIVE_HIGH>;
		};
		power2_button: button_panel_1 {
			label = "Panel Power2 Button";
			gpios = <&pca9535 1 GPIO_ACTIVE_HIGH>;
		};
		pwrbtn_button: button_panel_2 {
			label = "Panel PWR Button";
			gpios = <&pca9535 2 GPIO_ACTIVE_HIGH>;
		};
		reset_button: button_panel_3 {
			label = "Panel Reset Button";
			gpios = <&pca9535 3 GPIO_ACTIVE_HIGH>;
		};
	};

	cpus {
		cpu@0 {
			cpu-power-states = <&stop0 &stop1>;
		};
	};
};

&clk_lse {
	status = "okay";
};

&clk_hsi48 {
	status = "okay";
};

&clk_hse {
	clock-frequency = <DT_FREQ_M(8)>;
	status = "okay";
};

&iwdg {
	status = "okay";
};

&pll {
	div-m = <2>;
	mul-n = <85>;
	div-r = <2>;
	clocks = <&clk_hse>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(170)>;
	ahb-prescaler = <1>;
	apb1-prescaler = <1>;
	apb2-prescaler = <1>;
};

&usart1 {
	pinctrl-0 = <&usart1_tx_pa9 &usart1_rx_pa10>;
	pinctrl-names = "default";
	current-speed = <115200>;
	tx-rx-swap;
	status = "okay";
};

&usart2 {
	pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa3>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&usart3 {
	pinctrl-0 = <&usart3_tx_pb10 &usart3_rx_pb11>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&i2c1_scl_pa15 {
	bias-disable;
};

&i2c1_sda_pb7 {
	bias-disable;
};

&i2c1 {
	pinctrl-0 = <&i2c1_scl_pa15 &i2c1_sda_pb7>;
	pinctrl-names = "default";
	status = "okay";

	pca9535: pca9535@20 {
		compatible = "nxp,pca9535", "nxp,pca95xx";
		reg = <0x20>;

		gpio-controller;
		#gpio-cells = <2>;
		ngpios = <16>;
		interrupt-gpios = <&gpioc 13 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>;
	};
};

&lptim1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>,
		<&rcc STM32_SRC_LSE LPTIM1_SEL(3)>;
	status = "okay";
};

&rtc {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00000400>,
		 <&rcc STM32_SRC_LSE RTC_SEL(1)>;
	status = "okay";
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Set 4Kb of storage at the end of the 128Kb of flash */
		storage_partition: partition@1f000 {
			label = "storage";
			reg = <0x0001f000 DT_SIZE_K(4)>;
		};
	};
};

&iwdg {
	status = "okay";
};

&rng {
	status = "okay";
};

&die_temp {
	status = "okay";
};

zephyr_udc0: &usb {
	pinctrl-0 = <&usb_dm_pa11 &usb_dp_pa12>;
	pinctrl-names = "default";
	status = "okay";

	cdc_acm_uart0: cdc_acm_uart0 {
		compatible = "zephyr,cdc-acm-uart";
	};
};
