Analysis & Synthesis report for LLEHDL
Thu Jul 09 14:24:56 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|PaddingController:u_Padding_Controller|PaddingController_FSMState
 11. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DataReadController:u_DATA_READ_CONTROLLER|DataReadController_FSMState
 12. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|PaddingController_block:u_Padding_Controller|PaddingController_FSMState
 13. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DataReadController_block:u_DATA_READ_CONTROLLER|DataReadController_FSMState
 14. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|PaddingController_block1:u_Padding_Controller|PaddingController_FSMState
 15. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DataReadController_block1:u_DATA_READ_CONTROLLER|DataReadController_FSMState
 16. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|PaddingController_block2:u_Padding_Controller|PaddingController_FSMState
 17. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DataReadController_block2:u_DATA_READ_CONTROLLER|DataReadController_FSMState
 18. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|PaddingController_block3:u_Padding_Controller|PaddingController_FSMState
 19. State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DataReadController_block3:u_DATA_READ_CONTROLLER|DataReadController_FSMState
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Added for RAM Pass-Through Logic
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated
 28. Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated
 29. Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated
 30. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated
 31. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated
 32. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated
 33. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated
 34. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated
 35. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated
 36. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated
 37. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated
 38. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated
 39. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated
 40. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|altsyncram_26b1:altsyncram2
 41. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|altsyncram_49b1:altsyncram2
 42. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|altsyncram_u5b1:altsyncram2
 43. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|altsyncram_09b1:altsyncram2
 44. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|altsyncram_63b1:altsyncram2
 45. Source assignments for altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|altsyncram_36b1:altsyncram2
 46. Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|altsyncram_k6b1:altsyncram2
 47. Source assignments for altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|altsyncram_69b1:altsyncram2
 48. Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|altsyncram_k5b1:altsyncram2
 49. Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|altsyncram_hc61:altsyncram4
 50. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1
 51. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2
 52. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1
 53. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2
 54. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1
 55. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2
 56. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1
 57. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2
 58. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1
 59. Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2
 60. Parameter Settings for User Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic
 61. Parameter Settings for User Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM
 62. Parameter Settings for User Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1
 63. Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0
 64. Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0
 65. Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0
 66. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0
 67. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0
 68. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0
 69. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0
 70. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0
 71. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0
 72. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0
 73. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0
 74. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0
 75. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0
 76. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0
 77. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0
 78. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0
 79. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0
 80. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0
 81. Parameter Settings for Inferred Entity Instance: altshift_taps:Delay8_out1_rtl_0
 82. Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0
 83. Parameter Settings for Inferred Entity Instance: altshift_taps:Delay1_out1_vEnd_rtl_0
 84. Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0
 85. Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0
 86. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 87. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 88. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 89. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 90. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 91. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 92. altsyncram Parameter Settings by Entity Instance
 93. altshift_taps Parameter Settings by Entity Instance
 94. lpm_mult Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineInfoStore_block:u_State_Transition_Flag_Gen"
 96. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2"
 97. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineInfoStore_block2:u_State_Transition_Flag_Gen"
 98. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2"
 99. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineInfoStore_block4:u_State_Transition_Flag_Gen"
100. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2"
101. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineInfoStore_block6:u_State_Transition_Flag_Gen"
102. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2"
103. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineInfoStore_block8:u_State_Transition_Flag_Gen"
104. Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2"
105. Post-Synthesis Netlist Statistics for Top Partition
106. Elapsed Time Per Partition
107. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 09 14:24:55 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; LLEHDL                                          ;
; Top-level Entity Name              ; LLEHDL                                          ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 9,418                                           ;
;     Total combinational functions  ; 5,207                                           ;
;     Dedicated logic registers      ; 7,216                                           ;
; Total registers                    ; 7216                                            ;
; Total pins                         ; 62                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 527,046                                         ;
; Embedded Multiplier 9-bit elements ; 30                                              ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31C8    ;                    ;
; Top-level entity name                                            ; LLEHDL             ; LLEHDL             ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                 ; Library ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Vertical_Padding_Counter_block3.v                         ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block3.v                         ;         ;
; Vertical_Padding_Counter_block2.v                         ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block2.v                         ;         ;
; Vertical_Padding_Counter_block1.v                         ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block1.v                         ;         ;
; Vertical_Padding_Counter_block.v                          ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block.v                          ;         ;
; Vertical_Padding_Counter.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter.v                                ;         ;
; Vertical_Padder_block3.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block3.v                                  ;         ;
; Vertical_Padder_block2.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block2.v                                  ;         ;
; Vertical_Padder_block1.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block1.v                                  ;         ;
; Vertical_Padder_block.v                                   ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block.v                                   ;         ;
; Vertical_Padder.v                                         ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder.v                                         ;         ;
; PushPopCounterOne_block3.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block3.v                                ;         ;
; PushPopCounterOne_block2.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block2.v                                ;         ;
; PushPopCounterOne_block1.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block1.v                                ;         ;
; PushPopCounterOne_block.v                                 ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block.v                                 ;         ;
; PushPopCounterOne.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne.v                                       ;         ;
; PushPopCounter_block3.v                                   ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block3.v                                   ;         ;
; PushPopCounter_block2.v                                   ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block2.v                                   ;         ;
; PushPopCounter_block1.v                                   ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block1.v                                   ;         ;
; PushPopCounter_block.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block.v                                    ;         ;
; PushPopCounter.v                                          ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter.v                                          ;         ;
; Pixel_Stream_Aligner.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Pixel_Stream_Aligner.v                                    ;         ;
; PaddingController_block3.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block3.v                                ;         ;
; PaddingController_block2.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block2.v                                ;         ;
; PaddingController_block1.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block1.v                                ;         ;
; PaddingController_block.v                                 ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block.v                                 ;         ;
; PaddingController.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController.v                                       ;         ;
; LLEHDL.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v                                                  ;         ;
; LineSpaceAverager_block3.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block3.v                                ;         ;
; LineSpaceAverager_block2.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block2.v                                ;         ;
; LineSpaceAverager_block1.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block1.v                                ;         ;
; LineSpaceAverager_block.v                                 ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block.v                                 ;         ;
; LineSpaceAverager.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager.v                                       ;         ;
; LineInfoStore_block8.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block8.v                                    ;         ;
; LineInfoStore_block7.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block7.v                                    ;         ;
; LineInfoStore_block6.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block6.v                                    ;         ;
; LineInfoStore_block5.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block5.v                                    ;         ;
; LineInfoStore_block4.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block4.v                                    ;         ;
; LineInfoStore_block3.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block3.v                                    ;         ;
; LineInfoStore_block2.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block2.v                                    ;         ;
; LineInfoStore_block1.v                                    ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block1.v                                    ;         ;
; LineInfoStore_block.v                                     ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block.v                                     ;         ;
; LineInfoStore.v                                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore.v                                           ;         ;
; LineBuffer_block3.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v                                       ;         ;
; LineBuffer_block2.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v                                       ;         ;
; LineBuffer_block1.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v                                       ;         ;
; LineBuffer_block.v                                        ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v                                        ;         ;
; LineBuffer.v                                              ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v                                              ;         ;
; IterativeFilter.v                                         ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v                                         ;         ;
; Inversion.v                                               ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Inversion.v                                               ;         ;
; InputControlValidation_block3.v                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block3.v                           ;         ;
; InputControlValidation_block2.v                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block2.v                           ;         ;
; InputControlValidation_block1.v                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block1.v                           ;         ;
; InputControlValidation_block.v                            ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block.v                            ;         ;
; InputControlValidation.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation.v                                  ;         ;
; Image_Filter4.v                                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter4.v                                           ;         ;
; Image_Filter3.v                                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter3.v                                           ;         ;
; Image_Filter2.v                                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter2.v                                           ;         ;
; Image_Filter1.v                                           ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter1.v                                           ;         ;
; Image_Filter.v                                            ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter.v                                            ;         ;
; Horizontal_Padder_block3.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block3.v                                ;         ;
; Horizontal_Padder_block2.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block2.v                                ;         ;
; Horizontal_Padder_block1.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block1.v                                ;         ;
; Horizontal_Padder_block.v                                 ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block.v                                 ;         ;
; Horizontal_Padder.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder.v                                       ;         ;
; GateProcessData_block3.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block3.v                                  ;         ;
; GateProcessData_block2.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block2.v                                  ;         ;
; GateProcessData_block1.v                                  ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block1.v                                  ;         ;
; GateProcessData_block.v                                   ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block.v                                   ;         ;
; GateProcessData.v                                         ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData.v                                         ;         ;
; FIR2DKernel_block3.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block3.v                                      ;         ;
; FIR2DKernel_block2.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block2.v                                      ;         ;
; FIR2DKernel_block1.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block1.v                                      ;         ;
; FIR2DKernel_block.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block.v                                       ;         ;
; FIR2DKernel.v                                             ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel.v                                             ;         ;
; DataReadController_block3.v                               ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block3.v                               ;         ;
; DataReadController_block2.v                               ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block2.v                               ;         ;
; DataReadController_block1.v                               ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block1.v                               ;         ;
; DataReadController_block.v                                ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block.v                                ;         ;
; DataReadController.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController.v                                      ;         ;
; DATA_MEMORY_block3.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block3.v                                      ;         ;
; DATA_MEMORY_block2.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block2.v                                      ;         ;
; DATA_MEMORY_block1.v                                      ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block1.v                                      ;         ;
; DATA_MEMORY_block.v                                       ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block.v                                       ;         ;
; DATA_MEMORY.v                                             ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY.v                                             ;         ;
; DarkChannel.v                                             ; yes             ; User Verilog HDL File                                 ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DarkChannel.v                                             ;         ;
; simpledualportram_generic.v                               ; yes             ; Auto-Found Verilog HDL File                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/simpledualportram_generic.v                               ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal181.inc                                            ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/aglobal181.inc                                         ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                                ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                                ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_81p1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_81p1.tdf                                    ;         ;
; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ;         ;
; db/altsyncram_28p1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_28p1.tdf                                    ;         ;
; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif ;         ;
; db/altsyncram_v4p1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_v4p1.tdf                                    ;         ;
; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif ;         ;
; db/altsyncram_d8p1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_d8p1.tdf                                    ;         ;
; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif ;         ;
; db/altsyncram_55p1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_55p1.tdf                                    ;         ;
; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif ;         ;
; db/altsyncram_h2p1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_h2p1.tdf                                    ;         ;
; db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif ;         ;
; altshift_taps.tdf                                         ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf                                      ;         ;
; lpm_counter.inc                                           ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_counter.inc                                        ;         ;
; lpm_compare.inc                                           ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_compare.inc                                        ;         ;
; lpm_constant.inc                                          ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_constant.inc                                       ;         ;
; db/shift_taps_o9n.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_o9n.tdf                                     ;         ;
; db/altsyncram_26b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_26b1.tdf                                    ;         ;
; db/cntr_nuf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_nuf.tdf                                           ;         ;
; db/cmpr_lkc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_lkc.tdf                                           ;         ;
; db/cntr_deh.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_deh.tdf                                           ;         ;
; db/shift_taps_0bn.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_0bn.tdf                                     ;         ;
; db/altsyncram_49b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_49b1.tdf                                    ;         ;
; db/cntr_puf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_puf.tdf                                           ;         ;
; db/cntr_feh.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_feh.tdf                                           ;         ;
; db/shift_taps_n9n.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_n9n.tdf                                     ;         ;
; db/altsyncram_u5b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_u5b1.tdf                                    ;         ;
; db/cntr_luf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_luf.tdf                                           ;         ;
; db/cmpr_kkc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_kkc.tdf                                           ;         ;
; db/cntr_beh.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_beh.tdf                                           ;         ;
; db/shift_taps_8bn.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_8bn.tdf                                     ;         ;
; db/altsyncram_09b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_09b1.tdf                                    ;         ;
; db/cntr_huf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_huf.tdf                                           ;         ;
; db/cntr_7eh.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_7eh.tdf                                           ;         ;
; db/shift_taps_98n.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_98n.tdf                                     ;         ;
; db/altsyncram_63b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_63b1.tdf                                    ;         ;
; db/cntr_5tf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_5tf.tdf                                           ;         ;
; db/cmpr_jkc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_jkc.tdf                                           ;         ;
; db/cntr_rch.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_rch.tdf                                           ;         ;
; db/shift_taps_1bn.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_1bn.tdf                                     ;         ;
; db/altsyncram_36b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_36b1.tdf                                    ;         ;
; db/cntr_6tf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_6tf.tdf                                           ;         ;
; db/cntr_tch.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_tch.tdf                                           ;         ;
; db/shift_taps_3an.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_3an.tdf                                     ;         ;
; db/altsyncram_k6b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_k6b1.tdf                                    ;         ;
; db/shift_taps_dbn.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_dbn.tdf                                     ;         ;
; db/altsyncram_69b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_69b1.tdf                                    ;         ;
; db/cntr_0tf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_0tf.tdf                                           ;         ;
; db/cmpr_ikc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_ikc.tdf                                           ;         ;
; db/cntr_mch.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_mch.tdf                                           ;         ;
; db/shift_taps_l9n.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_l9n.tdf                                     ;         ;
; db/altsyncram_k5b1.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_k5b1.tdf                                    ;         ;
; db/cntr_usf.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_usf.tdf                                           ;         ;
; db/cntr_lch.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_lch.tdf                                           ;         ;
; db/shift_taps_g9n.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_g9n.tdf                                     ;         ;
; db/altsyncram_hc61.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_hc61.tdf                                    ;         ;
; db/add_sub_s7e.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/add_sub_s7e.tdf                                        ;         ;
; db/cntr_jch.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_jch.tdf                                           ;         ;
; lpm_mult.tdf                                              ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; lpm_add_sub.inc                                           ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; multcore.inc                                              ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; bypassff.inc                                              ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                                              ; yes             ; Megafunction                                          ; d:/software/quartus18/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; db/mult_jft.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_jft.tdf                                           ;         ;
; db/mult_0ht.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_0ht.tdf                                           ;         ;
; db/mult_1ht.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_1ht.tdf                                           ;         ;
; db/mult_kkt.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_kkt.tdf                                           ;         ;
+-----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 62               ;
; Total memory bits        ; 527046           ;
;                          ;                  ;
; DSP block 9-bit elements ; 30               ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 7856             ;
; Total fan-out            ; 51200            ;
; Average fan-out          ; 3.87             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                ; Entity Name                     ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |LLEHDL                                                                 ; 5207 (148)          ; 7216 (150)                ; 527046      ; 30           ; 2       ; 14        ; 0         ; 62   ; 0            ; |LLEHDL                                                                                                                                                                                                                                            ; LLEHDL                          ; work         ;
;    |DarkChannel:u_DarkChannel|                                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|DarkChannel:u_DarkChannel                                                                                                                                                                                                                  ; DarkChannel                     ; work         ;
;    |Inversion:u_Inversion|                                              ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Inversion:u_Inversion                                                                                                                                                                                                                      ; Inversion                       ; work         ;
;    |IterativeFilter:u_IterativeFilter|                                  ; 4492 (0)            ; 6606 (29)                 ; 328970      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter                                                                                                                                                                                                          ; IterativeFilter                 ; work         ;
;       |Image_Filter1:u_Image_Filter1|                                   ; 765 (16)            ; 1093 (0)                  ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1                                                                                                                                                                            ; Image_Filter1                   ; work         ;
;          |FIR2DKernel_block2:u_imagekernel_inst|                        ; 132 (132)           ; 304 (304)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst                                                                                                                                      ; FIR2DKernel_block2              ; work         ;
;          |LineBuffer_block2:u_LineBuffer|                               ; 617 (157)           ; 789 (187)                 ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer                                                                                                                                             ; LineBuffer_block2               ; work         ;
;             |DATA_MEMORY_block2:u_DATA_MEMORY|                          ; 216 (15)            ; 273 (28)                  ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY                                                                                                            ; DATA_MEMORY_block2              ; work         ;
;                |PushPopCounterOne_block2:u_PushPopCounterOne|           ; 57 (57)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne                                                               ; PushPopCounterOne_block2        ; work         ;
;                |PushPopCounter_block2:u_PushPopCounter2|                ; 70 (70)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2                                                                    ; PushPopCounter_block2           ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1| ; 37 (37)             ; 72 (72)                   ; 24576       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1                                                     ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0                                ; altsyncram                      ; work         ;
;                      |altsyncram_55p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated ; altsyncram_55p1                 ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2| ; 37 (37)             ; 72 (72)                   ; 24576       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2                                                     ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0                                ; altsyncram                      ; work         ;
;                      |altsyncram_55p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated ; altsyncram_55p1                 ; work         ;
;             |DataReadController_block2:u_DATA_READ_CONTROLLER|          ; 47 (47)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DataReadController_block2:u_DATA_READ_CONTROLLER                                                                                            ; DataReadController_block2       ; work         ;
;             |Horizontal_Padder_block2:u_Horizontal_Padder|              ; 43 (43)             ; 144 (144)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Horizontal_Padder_block2:u_Horizontal_Padder                                                                                                ; Horizontal_Padder_block2        ; work         ;
;             |InputControlValidation_block2:u_INPUT_CONTROL_VALIDATION|  ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|InputControlValidation_block2:u_INPUT_CONTROL_VALIDATION                                                                                    ; InputControlValidation_block2   ; work         ;
;             |LineInfoStore_block5:u_LINE_INFO_STORE|                    ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineInfoStore_block5:u_LINE_INFO_STORE                                                                                                      ; LineInfoStore_block5            ; work         ;
;             |LineInfoStore_block6:u_State_Transition_Flag_Gen|          ; 2 (2)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineInfoStore_block6:u_State_Transition_Flag_Gen                                                                                            ; LineInfoStore_block6            ; work         ;
;             |LineSpaceAverager_block2:u_LineSpaceAverager|              ; 69 (69)             ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineSpaceAverager_block2:u_LineSpaceAverager                                                                                                ; LineSpaceAverager_block2        ; work         ;
;             |PaddingController_block2:u_Padding_Controller|             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|PaddingController_block2:u_Padding_Controller                                                                                               ; PaddingController_block2        ; work         ;
;             |Vertical_Padder_block2:u_Vertical_Padder|                  ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Vertical_Padder_block2:u_Vertical_Padder                                                                                                    ; Vertical_Padder_block2          ; work         ;
;             |Vertical_Padding_Counter_block2:u_Vertical_Counter|        ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Vertical_Padding_Counter_block2:u_Vertical_Counter                                                                                          ; Vertical_Padding_Counter_block2 ; work         ;
;       |Image_Filter2:u_Image_Filter2|                                   ; 881 (20)            ; 1305 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2                                                                                                                                                                            ; Image_Filter2                   ; work         ;
;          |FIR2DKernel_block1:u_imagekernel_inst|                        ; 168 (168)           ; 396 (396)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst                                                                                                                                      ; FIR2DKernel_block1              ; work         ;
;          |LineBuffer_block1:u_LineBuffer|                               ; 693 (189)           ; 909 (223)                 ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer                                                                                                                                             ; LineBuffer_block1               ; work         ;
;             |DATA_MEMORY_block1:u_DATA_MEMORY|                          ; 232 (15)            ; 309 (32)                  ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY                                                                                                            ; DATA_MEMORY_block1              ; work         ;
;                |PushPopCounterOne_block1:u_PushPopCounterOne|           ; 57 (57)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne                                                               ; PushPopCounterOne_block1        ; work         ;
;                |PushPopCounter_block1:u_PushPopCounter2|                ; 70 (70)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2                                                                    ; PushPopCounter_block1           ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1| ; 45 (45)             ; 88 (88)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1                                                     ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0                                ; altsyncram                      ; work         ;
;                      |altsyncram_d8p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated ; altsyncram_d8p1                 ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2| ; 45 (45)             ; 88 (88)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2                                                     ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0                                ; altsyncram                      ; work         ;
;                      |altsyncram_d8p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated ; altsyncram_d8p1                 ; work         ;
;             |DataReadController_block1:u_DATA_READ_CONTROLLER|          ; 47 (47)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DataReadController_block1:u_DATA_READ_CONTROLLER                                                                                            ; DataReadController_block1       ; work         ;
;             |Horizontal_Padder_block1:u_Horizontal_Padder|              ; 55 (55)             ; 192 (192)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Horizontal_Padder_block1:u_Horizontal_Padder                                                                                                ; Horizontal_Padder_block1        ; work         ;
;             |InputControlValidation_block1:u_INPUT_CONTROL_VALIDATION|  ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|InputControlValidation_block1:u_INPUT_CONTROL_VALIDATION                                                                                    ; InputControlValidation_block1   ; work         ;
;             |LineInfoStore_block3:u_LINE_INFO_STORE|                    ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineInfoStore_block3:u_LINE_INFO_STORE                                                                                                      ; LineInfoStore_block3            ; work         ;
;             |LineInfoStore_block4:u_State_Transition_Flag_Gen|          ; 2 (2)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineInfoStore_block4:u_State_Transition_Flag_Gen                                                                                            ; LineInfoStore_block4            ; work         ;
;             |LineSpaceAverager_block1:u_LineSpaceAverager|              ; 69 (69)             ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineSpaceAverager_block1:u_LineSpaceAverager                                                                                                ; LineSpaceAverager_block1        ; work         ;
;             |PaddingController_block1:u_Padding_Controller|             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|PaddingController_block1:u_Padding_Controller                                                                                               ; PaddingController_block1        ; work         ;
;             |Vertical_Padder_block1:u_Vertical_Padder|                  ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Vertical_Padder_block1:u_Vertical_Padder                                                                                                    ; Vertical_Padder_block1          ; work         ;
;             |Vertical_Padding_Counter_block1:u_Vertical_Counter|        ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Vertical_Padding_Counter_block1:u_Vertical_Counter                                                                                          ; Vertical_Padding_Counter_block1 ; work         ;
;       |Image_Filter3:u_Image_Filter3|                                   ; 1061 (24)           ; 1553 (0)                  ; 83044       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3                                                                                                                                                                            ; Image_Filter3                   ; work         ;
;          |FIR2DKernel_block:u_imagekernel_inst|                         ; 252 (204)           ; 515 (488)                 ; 332         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst                                                                                                                                       ; FIR2DKernel_block               ; work         ;
;             |altshift_taps:hEndOut_fir_latency_reg_rtl_0|               ; 19 (0)              ; 11 (0)                    ; 216         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0                                                                                           ; altshift_taps                   ; work         ;
;                |shift_taps_0bn:auto_generated|                          ; 19 (0)              ; 11 (1)                    ; 216         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated                                                             ; shift_taps_0bn                  ; work         ;
;                   |altsyncram_49b1:altsyncram2|                         ; 0 (0)               ; 0 (0)                     ; 216         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|altsyncram_49b1:altsyncram2                                 ; altsyncram_49b1                 ; work         ;
;                   |cntr_feh:cntr3|                                      ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|cntr_feh:cntr3                                              ; cntr_feh                        ; work         ;
;                   |cntr_puf:cntr1|                                      ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|cntr_puf:cntr1                                              ; cntr_puf                        ; work         ;
;                      |cmpr_lkc:cmpr6|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|cntr_puf:cntr1|cmpr_lkc:cmpr6                               ; cmpr_lkc                        ; work         ;
;             |altshift_taps:hStartOut_fir_latency_reg_rtl_0|             ; 16 (0)              ; 9 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0                                                                                         ; altshift_taps                   ; work         ;
;                |shift_taps_n9n:auto_generated|                          ; 16 (0)              ; 9 (1)                     ; 60          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated                                                           ; shift_taps_n9n                  ; work         ;
;                   |altsyncram_u5b1:altsyncram2|                         ; 0 (0)               ; 0 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|altsyncram_u5b1:altsyncram2                               ; altsyncram_u5b1                 ; work         ;
;                   |cntr_beh:cntr3|                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|cntr_beh:cntr3                                            ; cntr_beh                        ; work         ;
;                   |cntr_luf:cntr1|                                      ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|cntr_luf:cntr1                                            ; cntr_luf                        ; work         ;
;                      |cmpr_kkc:cmpr6|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|cntr_luf:cntr1|cmpr_kkc:cmpr6                             ; cmpr_kkc                        ; work         ;
;             |altshift_taps:validOut_fir_latency_reg_rtl_0|              ; 13 (0)              ; 7 (0)                     ; 56          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0                                                                                          ; altshift_taps                   ; work         ;
;                |shift_taps_98n:auto_generated|                          ; 13 (0)              ; 7 (1)                     ; 56          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated                                                            ; shift_taps_98n                  ; work         ;
;                   |altsyncram_63b1:altsyncram2|                         ; 0 (0)               ; 0 (0)                     ; 56          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|altsyncram_63b1:altsyncram2                                ; altsyncram_63b1                 ; work         ;
;                   |cntr_5tf:cntr1|                                      ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|cntr_5tf:cntr1                                             ; cntr_5tf                        ; work         ;
;                   |cntr_rch:cntr3|                                      ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|cntr_rch:cntr3                                             ; cntr_rch                        ; work         ;
;          |LineBuffer_block:u_LineBuffer|                                ; 769 (221)           ; 1029 (259)                ; 81920       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer                                                                                                                                              ; LineBuffer_block                ; work         ;
;             |DATA_MEMORY_block:u_DATA_MEMORY|                           ; 248 (15)            ; 345 (36)                  ; 81920       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY                                                                                                              ; DATA_MEMORY_block               ; work         ;
;                |PushPopCounterOne_block:u_PushPopCounterOne|            ; 57 (57)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne                                                                  ; PushPopCounterOne_block         ; work         ;
;                |PushPopCounter_block:u_PushPopCounter2|                 ; 70 (70)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2                                                                       ; PushPopCounter_block            ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1| ; 53 (53)             ; 104 (104)                 ; 40960       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1                                                       ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0                                  ; altsyncram                      ; work         ;
;                      |altsyncram_v4p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated   ; altsyncram_v4p1                 ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2| ; 53 (53)             ; 104 (104)                 ; 40960       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2                                                       ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0                                  ; altsyncram                      ; work         ;
;                      |altsyncram_v4p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated   ; altsyncram_v4p1                 ; work         ;
;             |DataReadController_block:u_DATA_READ_CONTROLLER|           ; 47 (47)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DataReadController_block:u_DATA_READ_CONTROLLER                                                                                              ; DataReadController_block        ; work         ;
;             |Horizontal_Padder_block:u_Horizontal_Padder|               ; 67 (67)             ; 240 (240)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Horizontal_Padder_block:u_Horizontal_Padder                                                                                                  ; Horizontal_Padder_block         ; work         ;
;             |InputControlValidation_block:u_INPUT_CONTROL_VALIDATION|   ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|InputControlValidation_block:u_INPUT_CONTROL_VALIDATION                                                                                      ; InputControlValidation_block    ; work         ;
;             |LineInfoStore_block1:u_LINE_INFO_STORE|                    ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineInfoStore_block1:u_LINE_INFO_STORE                                                                                                       ; LineInfoStore_block1            ; work         ;
;             |LineInfoStore_block2:u_State_Transition_Flag_Gen|          ; 2 (2)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineInfoStore_block2:u_State_Transition_Flag_Gen                                                                                             ; LineInfoStore_block2            ; work         ;
;             |LineSpaceAverager_block:u_LineSpaceAverager|               ; 69 (69)             ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineSpaceAverager_block:u_LineSpaceAverager                                                                                                  ; LineSpaceAverager_block         ; work         ;
;             |PaddingController_block:u_Padding_Controller|              ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|PaddingController_block:u_Padding_Controller                                                                                                 ; PaddingController_block         ; work         ;
;             |Vertical_Padder_block:u_Vertical_Padder|                   ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Vertical_Padder_block:u_Vertical_Padder                                                                                                      ; Vertical_Padder_block           ; work         ;
;             |Vertical_Padding_Counter_block:u_Vertical_Counter|         ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Vertical_Padding_Counter_block:u_Vertical_Counter                                                                                            ; Vertical_Padding_Counter_block  ; work         ;
;          |altshift_taps:intdelay_reg_rtl_0|                             ; 16 (0)              ; 9 (0)                     ; 792         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0                                                                                                                                           ; altshift_taps                   ; work         ;
;             |shift_taps_8bn:auto_generated|                             ; 16 (0)              ; 9 (1)                     ; 792         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated                                                                                                             ; shift_taps_8bn                  ; work         ;
;                |altsyncram_09b1:altsyncram2|                            ; 0 (0)               ; 0 (0)                     ; 792         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|altsyncram_09b1:altsyncram2                                                                                 ; altsyncram_09b1                 ; work         ;
;                |cntr_7eh:cntr3|                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|cntr_7eh:cntr3                                                                                              ; cntr_7eh                        ; work         ;
;                |cntr_huf:cntr1|                                         ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|cntr_huf:cntr1                                                                                              ; cntr_huf                        ; work         ;
;                   |cmpr_kkc:cmpr6|                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|cntr_huf:cntr1|cmpr_kkc:cmpr6                                                                               ; cmpr_kkc                        ; work         ;
;       |Image_Filter4:u_Image_Filter4|                                   ; 1137 (28)           ; 1747 (4)                  ; 98470       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4                                                                                                                                                                            ; Image_Filter4                   ; work         ;
;          |FIR2DKernel:u_imagekernel_inst|                               ; 259 (240)           ; 590 (579)                 ; 100         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst                                                                                                                                             ; FIR2DKernel                     ; work         ;
;             |altshift_taps:hStartOut_fir_latency_reg_rtl_0|             ; 19 (0)              ; 11 (0)                    ; 100         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0                                                                                               ; altshift_taps                   ; work         ;
;                |shift_taps_o9n:auto_generated|                          ; 19 (0)              ; 11 (1)                    ; 100         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated                                                                 ; shift_taps_o9n                  ; work         ;
;                   |altsyncram_26b1:altsyncram2|                         ; 0 (0)               ; 0 (0)                     ; 100         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|altsyncram_26b1:altsyncram2                                     ; altsyncram_26b1                 ; work         ;
;                   |cntr_deh:cntr3|                                      ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|cntr_deh:cntr3                                                  ; cntr_deh                        ; work         ;
;                   |cntr_nuf:cntr1|                                      ; 12 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|cntr_nuf:cntr1                                                  ; cntr_nuf                        ; work         ;
;                      |cmpr_lkc:cmpr6|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|cntr_nuf:cntr1|cmpr_lkc:cmpr6                                   ; cmpr_lkc                        ; work         ;
;          |LineBuffer:u_LineBuffer|                                      ; 845 (253)           ; 1149 (295)                ; 98304       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer                                                                                                                                                    ; LineBuffer                      ; work         ;
;             |DATA_MEMORY:u_DATA_MEMORY|                                 ; 264 (15)            ; 381 (40)                  ; 98304       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY                                                                                                                          ; DATA_MEMORY                     ; work         ;
;                |PushPopCounter:u_PushPopCounter2|                       ; 71 (71)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2                                                                                         ; PushPopCounter                  ; work         ;
;                |PushPopCounterOne:u_PushPopCounterOne|                  ; 56 (56)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounterOne:u_PushPopCounterOne                                                                                    ; PushPopCounterOne               ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1| ; 61 (61)             ; 120 (120)                 ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1                                                                   ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0                                              ; altsyncram                      ; work         ;
;                      |altsyncram_28p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated               ; altsyncram_28p1                 ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2| ; 61 (61)             ; 120 (120)                 ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2                                                                   ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0                                              ; altsyncram                      ; work         ;
;                      |altsyncram_28p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated               ; altsyncram_28p1                 ; work         ;
;             |DataReadController:u_DATA_READ_CONTROLLER|                 ; 47 (47)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DataReadController:u_DATA_READ_CONTROLLER                                                                                                          ; DataReadController              ; work         ;
;             |Horizontal_Padder:u_Horizontal_Padder|                     ; 79 (79)             ; 288 (288)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Horizontal_Padder:u_Horizontal_Padder                                                                                                              ; Horizontal_Padder               ; work         ;
;             |InputControlValidation:u_INPUT_CONTROL_VALIDATION|         ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|InputControlValidation:u_INPUT_CONTROL_VALIDATION                                                                                                  ; InputControlValidation          ; work         ;
;             |LineInfoStore:u_LINE_INFO_STORE|                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineInfoStore:u_LINE_INFO_STORE                                                                                                                    ; LineInfoStore                   ; work         ;
;             |LineInfoStore_block:u_State_Transition_Flag_Gen|           ; 2 (2)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineInfoStore_block:u_State_Transition_Flag_Gen                                                                                                    ; LineInfoStore_block             ; work         ;
;             |LineSpaceAverager:u_LineSpaceAverager|                     ; 69 (69)             ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineSpaceAverager:u_LineSpaceAverager                                                                                                              ; LineSpaceAverager               ; work         ;
;             |PaddingController:u_Padding_Controller|                    ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|PaddingController:u_Padding_Controller                                                                                                             ; PaddingController               ; work         ;
;             |Vertical_Padder:u_Vertical_Padder|                         ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Vertical_Padder:u_Vertical_Padder                                                                                                                  ; Vertical_Padder                 ; work         ;
;             |Vertical_Padding_Counter:u_Vertical_Counter|               ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Vertical_Padding_Counter:u_Vertical_Counter                                                                                                        ; Vertical_Padding_Counter        ; work         ;
;          |altshift_taps:intdelay_reg_rtl_0|                             ; 5 (0)               ; 4 (0)                     ; 66          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0                                                                                                                                           ; altshift_taps                   ; work         ;
;             |shift_taps_l9n:auto_generated|                             ; 5 (0)               ; 4 (1)                     ; 66          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated                                                                                                             ; shift_taps_l9n                  ; work         ;
;                |altsyncram_k5b1:altsyncram2|                            ; 0 (0)               ; 0 (0)                     ; 66          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|altsyncram_k5b1:altsyncram2                                                                                 ; altsyncram_k5b1                 ; work         ;
;                |cntr_lch:cntr3|                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|cntr_lch:cntr3                                                                                              ; cntr_lch                        ; work         ;
;                |cntr_usf:cntr1|                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|cntr_usf:cntr1                                                                                              ; cntr_usf                        ; work         ;
;       |Image_Filter:u_Image_Filter|                                     ; 648 (12)            ; 879 (1)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter                                                                                                                                                                              ; Image_Filter                    ; work         ;
;          |FIR2DKernel_block3:u_imagekernel_inst|                        ; 96 (96)             ; 212 (212)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst                                                                                                                                        ; FIR2DKernel_block3              ; work         ;
;          |LineBuffer_block3:u_LineBuffer|                               ; 540 (125)           ; 666 (148)                 ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer                                                                                                                                               ; LineBuffer_block3               ; work         ;
;             |DATA_MEMORY_block3:u_DATA_MEMORY|                          ; 199 (15)            ; 237 (24)                  ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY                                                                                                              ; DATA_MEMORY_block3              ; work         ;
;                |PushPopCounterOne_block3:u_PushPopCounterOne|           ; 57 (57)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne                                                                 ; PushPopCounterOne_block3        ; work         ;
;                |PushPopCounter_block3:u_PushPopCounter2|                ; 69 (69)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2                                                                      ; PushPopCounter_block3           ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1| ; 29 (29)             ; 56 (56)                   ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1                                                       ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0                                  ; altsyncram                      ; work         ;
;                      |altsyncram_h2p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated   ; altsyncram_h2p1                 ; work         ;
;                |SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2| ; 29 (29)             ; 56 (56)                   ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2                                                       ; SimpleDualPortRAM_generic       ; work         ;
;                   |altsyncram:ram_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0                                  ; altsyncram                      ; work         ;
;                      |altsyncram_h2p1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated   ; altsyncram_h2p1                 ; work         ;
;             |DataReadController_block3:u_DATA_READ_CONTROLLER|          ; 47 (47)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DataReadController_block3:u_DATA_READ_CONTROLLER                                                                                              ; DataReadController_block3       ; work         ;
;             |Horizontal_Padder_block3:u_Horizontal_Padder|              ; 31 (31)             ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Horizontal_Padder_block3:u_Horizontal_Padder                                                                                                  ; Horizontal_Padder_block3        ; work         ;
;             |InputControlValidation_block3:u_INPUT_CONTROL_VALIDATION|  ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|InputControlValidation_block3:u_INPUT_CONTROL_VALIDATION                                                                                      ; InputControlValidation_block3   ; work         ;
;             |LineInfoStore_block7:u_LINE_INFO_STORE|                    ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineInfoStore_block7:u_LINE_INFO_STORE                                                                                                        ; LineInfoStore_block7            ; work         ;
;             |LineInfoStore_block8:u_State_Transition_Flag_Gen|          ; 2 (2)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineInfoStore_block8:u_State_Transition_Flag_Gen                                                                                              ; LineInfoStore_block8            ; work         ;
;             |LineSpaceAverager_block3:u_LineSpaceAverager|              ; 69 (69)             ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineSpaceAverager_block3:u_LineSpaceAverager                                                                                                  ; LineSpaceAverager_block3        ; work         ;
;             |PaddingController_block3:u_Padding_Controller|             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|PaddingController_block3:u_Padding_Controller                                                                                                 ; PaddingController_block3        ; work         ;
;             |Vertical_Padder_block3:u_Vertical_Padder|                  ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Vertical_Padder_block3:u_Vertical_Padder                                                                                                      ; Vertical_Padder_block3          ; work         ;
;             |Vertical_Padding_Counter_block3:u_Vertical_Counter|        ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Vertical_Padding_Counter_block3:u_Vertical_Counter                                                                                            ; Vertical_Padding_Counter_block3 ; work         ;
;    |Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|                        ; 323 (218)           ; 423 (230)                 ; 197340      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner                                                                                                                                                                                                ; Pixel_Stream_Aligner            ; work         ;
;       |SimpleDualPortRAM_generic:u_pixelRAM_1|                          ; 25 (25)             ; 60 (60)                   ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1                                                                                                                                                         ; SimpleDualPortRAM_generic       ; work         ;
;          |altsyncram:ram_rtl_0|                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_81p1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated                                                                                                     ; altsyncram_81p1                 ; work         ;
;       |SimpleDualPortRAM_generic:u_pixelRAM_generic|                    ; 32 (32)             ; 60 (60)                   ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic                                                                                                                                                   ; SimpleDualPortRAM_generic       ; work         ;
;          |altsyncram:ram_rtl_0|                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0                                                                                                                              ; altsyncram                      ; work         ;
;             |altsyncram_81p1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated                                                                                               ; altsyncram_81p1                 ; work         ;
;       |SimpleDualPortRAM_generic:u_pixelRAM|                            ; 25 (25)             ; 60 (60)                   ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM                                                                                                                                                           ; SimpleDualPortRAM_generic       ; work         ;
;          |altsyncram:ram_rtl_0|                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0                                                                                                                                      ; altsyncram                      ; work         ;
;             |altsyncram_81p1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated                                                                                                       ; altsyncram_81p1                 ; work         ;
;       |altshift_taps:refpixelInReg_rtl_0|                               ; 13 (0)              ; 7 (0)                     ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0                                                                                                                                                              ; altshift_taps                   ; work         ;
;          |shift_taps_3an:auto_generated|                                ; 13 (0)              ; 7 (1)                     ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated                                                                                                                                ; shift_taps_3an                  ; work         ;
;             |altsyncram_k6b1:altsyncram2|                               ; 0 (0)               ; 0 (0)                     ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|altsyncram_k6b1:altsyncram2                                                                                                    ; altsyncram_k6b1                 ; work         ;
;             |cntr_5tf:cntr1|                                            ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|cntr_5tf:cntr1                                                                                                                 ; cntr_5tf                        ; work         ;
;             |cntr_rch:cntr3|                                            ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|cntr_rch:cntr3                                                                                                                 ; cntr_rch                        ; work         ;
;       |altshift_taps:rhSOReg_reg_rtl_0|                                 ; 10 (0)              ; 6 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0                                                                                                                                                                ; altshift_taps                   ; work         ;
;          |shift_taps_g9n:auto_generated|                                ; 10 (2)              ; 6 (3)                     ; 60          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated                                                                                                                                  ; shift_taps_g9n                  ; work         ;
;             |altsyncram_hc61:altsyncram4|                               ; 0 (0)               ; 0 (0)                     ; 60          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|altsyncram_hc61:altsyncram4                                                                                                      ; altsyncram_hc61                 ; work         ;
;             |cntr_0tf:cntr1|                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|cntr_0tf:cntr1                                                                                                                   ; cntr_0tf                        ; work         ;
;             |cntr_jch:cntr5|                                            ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|cntr_jch:cntr5                                                                                                                   ; cntr_jch                        ; work         ;
;    |altshift_taps:Delay1_out1_vEnd_rtl_0|                               ; 9 (0)               ; 5 (0)                     ; 552         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay1_out1_vEnd_rtl_0                                                                                                                                                                                                       ; altshift_taps                   ; work         ;
;       |shift_taps_dbn:auto_generated|                                   ; 9 (0)               ; 5 (1)                     ; 552         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated                                                                                                                                                                         ; shift_taps_dbn                  ; work         ;
;          |altsyncram_69b1:altsyncram2|                                  ; 0 (0)               ; 0 (0)                     ; 552         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|altsyncram_69b1:altsyncram2                                                                                                                                             ; altsyncram_69b1                 ; work         ;
;          |cntr_0tf:cntr1|                                               ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|cntr_0tf:cntr1                                                                                                                                                          ; cntr_0tf                        ; work         ;
;          |cntr_mch:cntr3|                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|cntr_mch:cntr3                                                                                                                                                          ; cntr_mch                        ; work         ;
;    |altshift_taps:Delay8_out1_rtl_0|                                    ; 9 (0)               ; 8 (0)                     ; 184         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay8_out1_rtl_0                                                                                                                                                                                                            ; altshift_taps                   ; work         ;
;       |shift_taps_1bn:auto_generated|                                   ; 9 (0)               ; 8 (1)                     ; 184         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated                                                                                                                                                                              ; shift_taps_1bn                  ; work         ;
;          |altsyncram_36b1:altsyncram2|                                  ; 0 (0)               ; 0 (0)                     ; 184         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|altsyncram_36b1:altsyncram2                                                                                                                                                  ; altsyncram_36b1                 ; work         ;
;          |cntr_6tf:cntr1|                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|cntr_6tf:cntr1                                                                                                                                                               ; cntr_6tf                        ; work         ;
;          |cntr_tch:cntr3|                                               ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |LLEHDL|altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|cntr_tch:cntr3                                                                                                                                                               ; cntr_tch                        ; work         ;
;    |lpm_mult:Mult0|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult0                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;       |mult_kkt:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult0|mult_kkt:auto_generated                                                                                                                                                                                                     ; mult_kkt                        ; work         ;
;    |lpm_mult:Mult1|                                                     ; 52 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult1                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;       |mult_1ht:auto_generated|                                         ; 52 (52)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult1|mult_1ht:auto_generated                                                                                                                                                                                                     ; mult_1ht                        ; work         ;
;    |lpm_mult:Mult2|                                                     ; 58 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult2                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;       |mult_0ht:auto_generated|                                         ; 58 (58)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult2|mult_0ht:auto_generated                                                                                                                                                                                                     ; mult_0ht                        ; work         ;
;    |lpm_mult:Mult3|                                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult3                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;       |mult_jft:auto_generated|                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult3|mult_jft:auto_generated                                                                                                                                                                                                     ; mult_jft                        ; work         ;
;    |lpm_mult:Mult4|                                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult4                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;       |mult_jft:auto_generated|                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult4|mult_jft:auto_generated                                                                                                                                                                                                     ; mult_jft                        ; work         ;
;    |lpm_mult:Mult5|                                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult5                                                                                                                                                                                                                             ; lpm_mult                        ; work         ;
;       |mult_jft:auto_generated|                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; |LLEHDL|lpm_mult:Mult5|mult_jft:auto_generated                                                                                                                                                                                                     ; mult_jft                        ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|altsyncram_49b1:altsyncram2|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 18           ; 12           ; 18           ; 12           ; 216   ; None                                                      ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|altsyncram_u5b1:altsyncram2|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 15           ; 4            ; 15           ; 4            ; 60    ; None                                                      ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|altsyncram_63b1:altsyncram2|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 7            ; 8            ; 7            ; 8            ; 56    ; None                                                      ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 20           ; 2048         ; 20           ; 40960 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 20           ; 2048         ; 20           ; 40960 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|altsyncram_09b1:altsyncram2|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 11           ; 72           ; 11           ; 72           ; 792   ; None                                                      ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|altsyncram_26b1:altsyncram2|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 25           ; 4            ; 25           ; 4            ; 100   ; None                                                      ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|altsyncram_k5b1:altsyncram2|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 2            ; 33           ; 2            ; 33           ; 66    ; None                                                      ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|altsyncram_k6b1:altsyncram2|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 7            ; 96           ; 7            ; 96           ; 672   ; None                                                      ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|altsyncram_hc61:altsyncram4|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 3            ; 20           ; 3            ; 20           ; 60    ; None                                                      ;
; altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|altsyncram_69b1:altsyncram2|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 3            ; 184          ; 3            ; 184          ; 552   ; None                                                      ;
; altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|altsyncram_36b1:altsyncram2|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 23           ; 8            ; 23           ; 184   ; None                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 14          ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|PaddingController:u_Padding_Controller|PaddingController_FSMState                   ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; PaddingController_FSMState.011 ; PaddingController_FSMState.010 ; PaddingController_FSMState.001 ; PaddingController_FSMState.000 ; PaddingController_FSMState.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; PaddingController_FSMState.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; PaddingController_FSMState.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; PaddingController_FSMState.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DataReadController:u_DATA_READ_CONTROLLER|DataReadController_FSMState ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------+
; Name                           ; DataReadController_FSMState.00 ; DataReadController_FSMState.10 ; DataReadController_FSMState.01                                                     ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------+
; DataReadController_FSMState.00 ; 0                              ; 0                              ; 0                                                                                  ;
; DataReadController_FSMState.01 ; 1                              ; 0                              ; 1                                                                                  ;
; DataReadController_FSMState.10 ; 1                              ; 1                              ; 0                                                                                  ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|PaddingController_block:u_Padding_Controller|PaddingController_FSMState       ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; PaddingController_FSMState.011 ; PaddingController_FSMState.010 ; PaddingController_FSMState.001 ; PaddingController_FSMState.000 ; PaddingController_FSMState.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; PaddingController_FSMState.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; PaddingController_FSMState.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; PaddingController_FSMState.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DataReadController_block:u_DATA_READ_CONTROLLER|DataReadController_FSMState ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+
; Name                           ; DataReadController_FSMState.00 ; DataReadController_FSMState.10 ; DataReadController_FSMState.01                                                                 ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+
; DataReadController_FSMState.00 ; 0                              ; 0                              ; 0                                                                                              ;
; DataReadController_FSMState.01 ; 1                              ; 0                              ; 1                                                                                              ;
; DataReadController_FSMState.10 ; 1                              ; 1                              ; 0                                                                                              ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|PaddingController_block1:u_Padding_Controller|PaddingController_FSMState     ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; PaddingController_FSMState.011 ; PaddingController_FSMState.010 ; PaddingController_FSMState.001 ; PaddingController_FSMState.000 ; PaddingController_FSMState.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; PaddingController_FSMState.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; PaddingController_FSMState.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; PaddingController_FSMState.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DataReadController_block1:u_DATA_READ_CONTROLLER|DataReadController_FSMState ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------+
; Name                           ; DataReadController_FSMState.00 ; DataReadController_FSMState.10 ; DataReadController_FSMState.01                                                                   ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------+
; DataReadController_FSMState.00 ; 0                              ; 0                              ; 0                                                                                                ;
; DataReadController_FSMState.01 ; 1                              ; 0                              ; 1                                                                                                ;
; DataReadController_FSMState.10 ; 1                              ; 1                              ; 0                                                                                                ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|PaddingController_block2:u_Padding_Controller|PaddingController_FSMState     ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; PaddingController_FSMState.011 ; PaddingController_FSMState.010 ; PaddingController_FSMState.001 ; PaddingController_FSMState.000 ; PaddingController_FSMState.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; PaddingController_FSMState.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; PaddingController_FSMState.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; PaddingController_FSMState.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DataReadController_block2:u_DATA_READ_CONTROLLER|DataReadController_FSMState ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------+
; Name                           ; DataReadController_FSMState.00 ; DataReadController_FSMState.10 ; DataReadController_FSMState.01                                                                   ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------+
; DataReadController_FSMState.00 ; 0                              ; 0                              ; 0                                                                                                ;
; DataReadController_FSMState.01 ; 1                              ; 0                              ; 1                                                                                                ;
; DataReadController_FSMState.10 ; 1                              ; 1                              ; 0                                                                                                ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|PaddingController_block3:u_Padding_Controller|PaddingController_FSMState       ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; PaddingController_FSMState.011 ; PaddingController_FSMState.010 ; PaddingController_FSMState.001 ; PaddingController_FSMState.000 ; PaddingController_FSMState.100 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; PaddingController_FSMState.000 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                              ;
; PaddingController_FSMState.001 ; 0                              ; 0                              ; 1                              ; 1                              ; 0                              ;
; PaddingController_FSMState.010 ; 0                              ; 1                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.011 ; 1                              ; 0                              ; 0                              ; 1                              ; 0                              ;
; PaddingController_FSMState.100 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DataReadController_block3:u_DATA_READ_CONTROLLER|DataReadController_FSMState ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+
; Name                           ; DataReadController_FSMState.00 ; DataReadController_FSMState.10 ; DataReadController_FSMState.01                                                                 ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+
; DataReadController_FSMState.00 ; 0                              ; 0                              ; 0                                                                                              ;
; DataReadController_FSMState.01 ; 1                              ; 0                              ; 1                                                                                              ;
; DataReadController_FSMState.10 ; 1                              ; 1                              ; 0                                                                                              ;
+--------------------------------+--------------------------------+--------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay9_out1[23]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][29]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][28]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][27]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][26]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][29]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][28]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][27]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][26]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_1[26..29]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][29]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][28]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][27]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][29]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][28]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][27]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_2[0,27..29]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][27]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][26]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][1]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][27]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][26]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][1]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][0]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][27]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][26]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][27]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][26]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][24]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][22]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][24]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][22]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_1[22..25]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][24]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][24]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_2[0,23..25]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][22]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][22]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][23]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][22]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][23]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][22]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][21]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][20]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][19]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][18]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][21]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][20]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][19]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][18]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_1[18..21]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][21]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][20]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][19]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][21]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][20]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][19]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_2[0,19..21]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][19]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][18]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][19]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][18]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][19]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][18]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][19]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][18]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][17]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][16]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][15]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][14]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][17]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][16]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][15]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][14]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_1[14..17]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][17]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][16]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][15]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][17]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][16]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][15]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_2[0,15..17]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][15]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][14]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][15]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][14]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][15]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][14]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][15]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][14]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][13]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][12]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][10]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][13]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][12]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][10]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_1[10..13]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][13]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][12]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][0]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][13]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][12]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][0]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_2[0,11..13]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][10]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][0]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][10]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][0]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][11]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][10]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][11]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][10]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_1[28..30]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_1[24..26]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_1[20..22]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_1[16..18]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_1[12..14]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_final_reg[29..31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_final_reg[25..27]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_final_reg[21..23]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_final_reg[17..19]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_final_reg[13..15]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_7[1]                                                                            ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|hEndREG                                                                 ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_7[1]                                                                       ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|hEndREG                                                     ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_7[0]                                                                            ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|hEndRREG                                                                                          ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|GateProcessData:u_Gate_Process_Data|validREG                                                 ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|validREG                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounterOne:u_PushPopCounterOne|writeStoreEn                 ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2|writeStoreEn                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|hEndREGT                                                           ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2|writeStoreEn                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounterOne:u_PushPopCounterOne|InBetween                    ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2|InBetween                              ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_7[0]                                                                       ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|hEndRREG                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|pixelVStartInReg                                                                                                                         ; Merged with Delay2_out1_vStart                                                                                                                                                                        ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|GateProcessData_block3:u_Gate_Process_Data|validREG                                     ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|validREG                                                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2|writeStoreEn   ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne|writeStoreEn   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|hEndREGT                                               ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne|writeStoreEn   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2|InBetween      ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne|InBetween      ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|pixelValidInReg                                                                                                                          ; Merged with Delay2_out1_valid                                                                                                                                                                         ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|pixelVEndInReg                                                                                                                           ; Merged with Delay2_out1_vEnd                                                                                                                                                                          ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|pixelHStartInReg                                                                                                                         ; Merged with Delay2_out1_hStart                                                                                                                                                                        ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|pixelHEndInReg                                                                                                                           ; Merged with Delay2_out1_hEnd                                                                                                                                                                          ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_7[0]                                                                      ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|hEndRREG                                                                                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_7[0]                                                                     ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|hEndRREG                                                                                   ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_7[0]                                                                     ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|hEndRREG                                                                                   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2|InBetween       ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne|InBetween       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|GateProcessData_block:u_Gate_Process_Data|validREG                                     ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|validREG                                                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2|InBetween    ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne|InBetween    ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|GateProcessData_block1:u_Gate_Process_Data|validREG                                   ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|validREG                                                  ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2|InBetween    ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne|InBetween    ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|GateProcessData_block2:u_Gate_Process_Data|validREG                                   ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|validREG                                                  ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_7[1]                                                                      ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|hEndREG                                                     ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_7[1]                                                                     ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|hEndREG                                                   ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_7[1]                                                                     ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|hEndREG                                                   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2|writeStoreEn    ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne|writeStoreEn    ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|hEndREGT                                               ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne|writeStoreEn    ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2|writeStoreEn ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne|writeStoreEn ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|hEndREGT                                             ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne|writeStoreEn ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2|writeStoreEn ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne|writeStoreEn ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|hEndREGT                                             ; Merged with IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne|writeStoreEn ;
; Delay6_out1[25]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; Delay7_out1[29]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|PaddingController:u_Padding_Controller|PaddingController_FSMState~7                          ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|PaddingController:u_Padding_Controller|PaddingController_FSMState~8                          ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|PaddingController_block:u_Padding_Controller|PaddingController_FSMState~7              ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|PaddingController_block:u_Padding_Controller|PaddingController_FSMState~8              ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|PaddingController_block1:u_Padding_Controller|PaddingController_FSMState~7            ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|PaddingController_block1:u_Padding_Controller|PaddingController_FSMState~8            ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|PaddingController_block2:u_Padding_Controller|PaddingController_FSMState~7            ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|PaddingController_block2:u_Padding_Controller|PaddingController_FSMState~8            ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|PaddingController_block3:u_Padding_Controller|PaddingController_FSMState~7              ; Lost fanout                                                                                                                                                                                           ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|PaddingController_block3:u_Padding_Controller|PaddingController_FSMState~8              ; Lost fanout                                                                                                                                                                                           ;
; Total Number of Removed Registers = 278                                                                                                                                              ;                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][11]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][11],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][11],   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][11],   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_final_reg[15],             ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_final_reg[14],             ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_final_reg[13]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][23]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][23],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][23],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][23],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_final_reg[27],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_final_reg[26],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_final_reg[25]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][15] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][15],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][15], ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][15], ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_final_reg[19],           ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_final_reg[18],           ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_final_reg[17]            ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][19] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][19],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][19], ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][19], ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_final_reg[23],           ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_final_reg[22],           ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_final_reg[21]            ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][27]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][27],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][27],        ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][27],        ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_final_reg[31],                  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_final_reg[30],                  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_final_reg[29]                   ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][21] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][21],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_1[21],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_1[22],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_1[21],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_1[20]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][29]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][29],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_1[29],                   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_1[30],                   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_1[29],                   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_1[28]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][13]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][13],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_1[13],              ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_1[14],              ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_1[13],              ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_1[12]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][25]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][25],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_1[25],             ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_1[26],             ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_1[25],             ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_1[24]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][17] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][17],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_1[17],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_1[18],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_1[17],            ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_1[16]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][0]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][0],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][0],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][10]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][10],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][10],   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][10]    ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][1]    ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][1],       ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][1],    ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]     ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][22]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][22],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][22],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][22]   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][0]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][0],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][0],   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]    ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0][0]    ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[1][0],       ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0][0],    ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]     ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0][1]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[1][1],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0][1],   ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]    ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][18] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][18],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][18], ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][18]  ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][26]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][26],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][26],        ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][26]         ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][1]         ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][1],            ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][1],         ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]          ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0][0]         ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[1][0],            ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0][0],         ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]          ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][1]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][1],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][1],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]   ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0][0]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[1][0],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0][0],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[1][0]   ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][14] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][14],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][14], ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][14]  ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0][1]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[1][1],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0][1],  ;
;                                                                                                                                ;                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[1][1]   ;
; Delay9_out1[23]                                                                                                                ; Stuck at GND              ; Delay6_out1[25], Delay7_out1[29]                                                                                                   ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][28]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][28],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_1[28]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][27]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][27],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_1[27]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0][26]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[1][26],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_1[26]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][29]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][29],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_2[29]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][28]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][28],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_2[28]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][0]         ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][0],            ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_2[0]                     ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][24]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][24],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_1[24]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][23]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][23],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_1[23]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0][22]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[1][22],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_1[22]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][25]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][25],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_2[25]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][24]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][24],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_2[24]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][23]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][23],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_2[23]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0][0]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[1][0],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_2[0]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][15] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][15],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_1[15]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][14] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][14],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_1[14]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][17] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][17],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_2[17]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][16] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][16],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_2[16]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][15] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][15],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_2[15]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0][0]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[1][0],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_2[0]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][18] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][18],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_1[18]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][19] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][19],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_2[19]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][0]  ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][0],     ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_2[0]              ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][21] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][21],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_2[21]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][19] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][19],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_1[19]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][12]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][12],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_1[12]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][11]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][11],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_1[11]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0][10]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[1][10],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_1[10]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0][27]        ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[1][27],           ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_2[27]                    ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][12]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][12],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_2[12]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][11]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][11],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_2[11]               ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][0]    ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][0],       ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_2[0]                ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0][20] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[1][20],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_1[20]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0][20] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[1][20],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_2[20]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0][16] ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[1][16],    ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_1[16]             ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0][13]   ; Stuck at GND              ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[1][13],      ;
;                                                                                                                                ; due to stuck port data_in ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_2[13]               ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7216  ;
; Number of registers using Synchronous Clear  ; 386   ;
; Number of registers using Synchronous Load   ; 160   ;
; Number of registers using Asynchronous Clear ; 6284  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6679  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|dffe6                                                                                           ; 20      ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|dffe4                          ; 4       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[28]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[30]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[32]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[34]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[36]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[38]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[40]                                                                                             ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[42]                                                                                             ; 1       ;
; altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|dffe4                                                                                                                                       ; 23      ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|dffe4                                                                                         ; 96      ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[28]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[30]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[32]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[34]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[36]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[38]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[40]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[42]                                                                                                     ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[28]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[30]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[32]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[34]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[36]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[38]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[40]                                                                                                   ; 1       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[42]                                                                                                   ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|dffe4                    ; 4       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|dffe4                                                                      ; 33      ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|linewr0addr                                                                                                                                                   ; 2       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|dffe4                      ; 12      ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|dffe4                     ; 8       ;
; altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|dffe4                                                                                                                                  ; 184     ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[70]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[68]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[66]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[64]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[62]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[60]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[58]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[56]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[54]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[52]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[50]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[48]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[46]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[44]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[42]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[40]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[28]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[26]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[24]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|dffe4                                                                      ; 72      ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[70]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[68]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[66]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[64]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[62]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[60]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[58]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[56]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[54]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[52]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[50]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[48]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[46]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[44]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[42]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[40]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[38]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[36]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[34]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[32]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[30]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[28]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[26]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[24]             ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[62] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[60] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[58] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[56] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[54] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[52] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[50] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[48] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[46] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[44] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[42] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[40] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32] ; 1       ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30] ; 1       ;
; Total number of inverted registers = 195*                                                                                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                               ; RAM Name                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[0]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[1]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[2]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[3]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[4]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[5]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[6]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[7]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[8]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[9]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[10]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[11]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[12]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[13]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[14]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[15]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[16]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[17]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[18]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[19]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[20]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[21]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[22]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[23]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[24]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[25]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[26]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[27]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[28]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[29]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[30]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[31]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[32]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[33]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[34]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[35]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[36]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[37]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[38]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[39]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[40]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[41]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0_bypass[42]                                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0                                                                                               ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[0]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[1]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[2]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[3]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[4]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[5]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[6]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[7]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[8]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[9]                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[10]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[11]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[12]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[13]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[14]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[15]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[16]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[17]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[18]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[19]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[20]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[21]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[22]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[23]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[24]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[25]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[26]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[27]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[28]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[29]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[30]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[31]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[32]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[33]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[34]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[35]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[36]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[37]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[38]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[39]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[40]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[41]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0_bypass[42]                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0                                                                                                       ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[0]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[1]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[2]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[3]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[4]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[5]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[6]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[7]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[8]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[9]                                                                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[10]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[11]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[12]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[13]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[14]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[15]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[16]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[17]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[18]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[19]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[20]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[21]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[22]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[23]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[24]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[25]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[26]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[27]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[28]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[29]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[30]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[31]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[32]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[33]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[34]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[35]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[36]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[37]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[38]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[39]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[40]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[41]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0_bypass[42]                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0                                                                                                     ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[0]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[1]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[2]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[3]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[4]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[5]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[6]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[7]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[8]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[9]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[10]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[11]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[12]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[13]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[14]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[15]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[16]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[17]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[18]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[19]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[20]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[21]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[22]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[23]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[24]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[25]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[26]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[27]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[28]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[29]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[30]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[31]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[32]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[33]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[34]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[35]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[36]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[37]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[38]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[39]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[40]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[41]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[42]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[43]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[44]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[45]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[46]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[47]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[48]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[49]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[50]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[51]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[52]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[53]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[54]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[55]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[56]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[57]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[58]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[59]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[60]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[61]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[62]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[63]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[64]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[65]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[66]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[67]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[68]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[69]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[70]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[0]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[1]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[2]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[3]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[4]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[5]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[6]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[7]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[8]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[9]                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[10]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[11]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[12]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[13]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[14]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[15]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[16]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[17]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[18]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[19]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[20]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[21]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[22]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[23]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[24]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[25]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[26]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[27]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[28]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[29]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[31]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[33]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[35]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[37]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[39]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[40]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[41]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[42]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[43]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[44]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[45]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[46]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[47]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[48]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[49]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[50]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[51]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[52]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[53]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[54]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[55]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[56]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[57]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[58]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[59]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[60]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[61]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[62]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[63]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[64]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[65]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[66]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[67]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[68]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[69]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[70]               ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0               ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[0]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[1]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[2]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[3]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[4]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[5]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[6]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[7]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[8]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[9]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[10]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[11]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[12]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[13]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[14]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[15]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[16]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[17]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[18]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[19]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[20]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[21]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[22]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[23]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[24]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[25]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[26]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[27]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[28]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[29]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[30]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[31]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[32]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[33]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[34]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[35]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[36]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[37]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[38]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[39]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[40]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[41]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[42]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[43]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[44]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[45]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[46]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[47]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[48]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[49]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[50]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[51]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[52]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[53]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[54]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[55]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[56]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[57]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[58]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[59]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[60]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[61]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[62]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[0]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[1]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[2]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[3]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[4]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[5]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[6]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[7]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[8]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[9]    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[10]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[11]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[12]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[13]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[14]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[15]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[16]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[17]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[18]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[19]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[20]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[21]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[22]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[23]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[24]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[25]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[26]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[27]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[28]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[29]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[31]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[33]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[35]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[37]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[39]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[40]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[41]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[42]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[43]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[44]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[45]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[46]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[47]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[48]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[49]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[50]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[51]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[52]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[53]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[54]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[55]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[56]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[57]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[58]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[59]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[60]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[61]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[62]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[0]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[1]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[2]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[3]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[4]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[5]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[6]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[7]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[8]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[9]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[10] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[11] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[12] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[13] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[14] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[15] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[16] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[17] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[18] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[19] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[20] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[21] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[22] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[23] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[24] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[25] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[26] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[27] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[28] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[29] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[30] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[31] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[32] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[33] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[34] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[35] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[36] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[37] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[38] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[39] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[40] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[41] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[42] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[43] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[44] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[45] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[46] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[47] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[48] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[49] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[50] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[51] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[52] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[53] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[54] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[0]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[1]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[2]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[3]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[4]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[5]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[6]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[7]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[8]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[9]  ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[10] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[11] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[12] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[13] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[14] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[15] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[16] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[17] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[18] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[19] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[20] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[21] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[22] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[23] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[24] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[25] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[26] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[27] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[28] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[29] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[31] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[33] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[35] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[37] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[39] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[40] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[41] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[42] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[43] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[44] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[45] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[46] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[47] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[48] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[49] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[50] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[51] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[52] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[53] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[54] ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[0]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[1]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[2]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[3]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[4]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[5]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[6]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[7]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[8]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[9]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[10] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[11] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[12] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[13] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[14] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[15] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[16] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[17] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[18] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[19] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[20] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[21] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[22] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[23] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[24] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[25] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[26] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[27] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[28] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[29] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[30] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[31] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[32] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[33] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[34] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[35] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[36] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[37] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[38] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[39] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[40] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[41] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[42] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[43] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[44] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[45] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[46] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[0]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[1]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[2]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[3]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[4]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[5]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[6]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[7]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[8]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[9]  ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[10] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[11] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[12] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[13] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[14] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[15] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[16] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[17] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[18] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[19] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[20] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[21] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[22] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[23] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[24] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[25] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[26] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[27] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[28] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[29] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[31] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[33] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[35] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[37] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[39] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[40] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[41] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[42] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[43] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[44] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[45] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[46] ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0 ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[0]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[1]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[2]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[3]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[4]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[5]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[6]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[7]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[8]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[9]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[10]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[11]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[12]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[13]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[14]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[15]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[16]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[17]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[18]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[19]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[20]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[21]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[22]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[23]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[24]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[25]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[26]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[27]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[28]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[29]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[30]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[31]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[32]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[33]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[34]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[35]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[36]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[37]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0_bypass[38]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[0]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[1]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[2]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[3]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[4]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[5]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[6]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[7]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[8]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[9]    ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[10]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[11]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[12]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[13]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[14]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[15]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[16]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[17]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[18]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[19]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[20]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[21]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[22]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[23]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[24]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[25]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[26]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[27]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[28]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[29]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[30]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[31]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[32]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[33]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[34]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[35]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[36]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[37]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0_bypass[38]   ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                             ; Megafunction                                                                                                                         ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refvsdlyline_reg[0..5]                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refVStartInReg                                                                                                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; alpha_reg_2[0..3]                                                                                                                                         ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay10_out1_vStart                                                                                                     ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_3[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg[0..10]                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refvedlyline_reg[0..5]                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refVEndInReg                                                                                                  ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; alpha_reg_3[0..3]                                                                                                                                         ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay10_out1_vEnd                                                                                                       ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_4[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hEndOut_fir_latency_reg[0..10]                             ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refhsdlyline_reg[0..5]                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refHStartInReg                                                                                                ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; alpha_reg[0..3]                                                                                                                                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay10_out1_hStart                                                                                                     ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_1[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|vStartOut_fir_latency_reg[0..10]                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refhedlyline_reg[0..5]                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refHEndInReg                                                                                                  ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; alpha_reg_1[0..3]                                                                                                                                         ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay10_out1_hEnd                                                                                                       ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_2[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|vEndOut_fir_latency_reg[0..10]                             ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0       ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_3[0..2]                                              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|vendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay9_out1_vEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_4[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg[0..10]                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_3[0..2]                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|vendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay8_out1_vEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|intdelay_reg_4[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|hEndOut_fir_latency_reg[0..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_3[0..2]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|vendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay7_out1_vEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|intdelay_reg_4[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|hEndOut_fir_latency_reg[0..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_3[0..2]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|vendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay6_out1_vEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|intdelay_reg_4[0..3]                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|hEndOut_fir_latency_reg[0..10]                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg[0..2]                                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|hStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay9_out1_hStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_1[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|vStartOut_fir_latency_reg[0..10]                     ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_1[0..2]                                              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|hendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay9_out1_hEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_2[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|vEndOut_fir_latency_reg[0..10]                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg[0..2]                                          ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|hStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay8_out1_hStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|intdelay_reg_1[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|vStartOut_fir_latency_reg[0..10]                    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_1[0..2]                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|hendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay8_out1_hEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|intdelay_reg_2[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|vEndOut_fir_latency_reg[0..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg[0..2]                                         ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|hStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay7_out1_hStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|intdelay_reg_1[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|vStartOut_fir_latency_reg[0..10]                    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_1[0..2]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|hendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay7_out1_hEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|intdelay_reg_2[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|vEndOut_fir_latency_reg[0..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg[0..2]                                         ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|hStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay6_out1_hStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|intdelay_reg_1[0..3]                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|vStartOut_fir_latency_reg[0..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_1[0..2]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|hendInReg                                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay6_out1_hEnd                                                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|intdelay_reg_2[0..3]                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|vEndOut_fir_latency_reg[0..10]                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|vStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay9_out1_vStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_3[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg[0..10]                     ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|vStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay8_out1_vStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|intdelay_reg_3[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|hStartOut_fir_latency_reg[0..10]                    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|vStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay7_out1_vStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|intdelay_reg_3[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|hStartOut_fir_latency_reg[0..10]                    ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|vStartInReg                                                                               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay6_out1_vStart                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|intdelay_reg_3[0..3]                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|hStartOut_fir_latency_reg[0..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0 ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|intdelay_reg[0..2][0..23]               ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_6[0..3][0..23]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|dataInReg[0..23]                                                                          ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay4_out1[0..23]                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg[0..3][0..23]                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|intdelay_reg[0..2][0..19]   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_6[0..3][0..19]                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|dataInReg[0..19]                                                                          ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay3_out1[0..19]                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|intdelay_reg[0..3][0..19]                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|intdelay_reg[0..2][0..15] ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_6[0..3][0..15]                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|dataInReg[0..15]                                                                          ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay2_out1[0..15]                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|intdelay_reg[0..3][0..15]                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|intdelay_reg[0..2][0..11] ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_6[0..3][0..11]                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|dataInReg[0..11]                                                                          ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay1_out1[0..11]                                                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|intdelay_reg[0..3][0..11]                                                                   ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_4[0..2]                                              ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|validInReg                                                                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay9_out1_valid                                                                                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_5[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg[2..10]                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_4[0..2]                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|validInReg                                                                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay8_out1_valid                                                                                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|intdelay_reg_5[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|validOut_fir_latency_reg[2..10]                     ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_4[0..2]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|validInReg                                                                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay7_out1_valid                                                                                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|intdelay_reg_5[0..3]                                                                      ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|validOut_fir_latency_reg[2..10]                     ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_4[0..2]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|validInReg                                                                                ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Delay6_out1_valid                                                                                                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|intdelay_reg_5[0..3]                                                                        ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|validOut_fir_latency_reg[2..10]                       ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0  ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixdlyline_reg[0..7][0..21]                                                                                ; Delay8_out1_rtl_0                                                                                                                    ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg[0..21]                                                                                          ; Delay8_out1_rtl_0                                                                                                                    ; SHIFT_TAPS ;
; Delay8_out1[0..21]                                                                                                                                        ; Delay8_out1_rtl_0                                                                                                                    ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|validOut_fir_latency_reg[0..9]                             ; Delay8_out1_rtl_0                                                                                                                    ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixdlyline_reg[0..7][22..29]                                                                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg[22..29]                                                                                         ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage2_2_reg_reg[0,1][2..25]                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay3_reg[0,1][2..25]                              ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multInDelay3_reg[0,1][0..23]                               ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|preAdd3_balance_reg[0..2][0..23]                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage2_2_reg_reg[0,1][2..21]                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay3_reg[0,1][2..21]                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multInDelay3_reg[0,1][0..19]                         ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|preAdd3_balance_reg[0..2][0..19]                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage2_2_reg_reg[0,1][2..17]                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay3_reg[0,1][2..17]                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multInDelay3_reg[0,1][0..15]                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|preAdd3_balance_reg[0..2][0..15]                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage2_2_reg_reg[0,1][2..13]                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay3_reg[0,1][2..13]                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multInDelay3_reg[0,1][0..11]                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|preAdd3_balance_reg[0..2][0..11]                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage2_2_reg_reg[0,1][2..9]                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay3_reg[0,1][2..9]                          ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multInDelay3_reg[0,1][0..7]                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|preAdd3_balance_reg[0..2][0..7]                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|intdelay_reg[0..2][0..7]    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_6[0..3][0..7]                                   ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|dataInReg[0..7]                                                                             ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; Delay_out1[0..7]                                                                                                                                          ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0                                                                      ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_3[0..2]                                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|vendInReg                                                                                   ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; Delay1_out1_vEnd                                                                                                                                          ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg[0..2]                                           ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|hStartInReg                                                                                 ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; Delay1_out1_hStart                                                                                                                                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_4[0..2]                                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|validInReg                                                                                  ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; Delay1_out1_valid                                                                                                                                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_1[0..2]                                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|hendInReg                                                                                   ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; Delay1_out1_hEnd                                                                                                                                          ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_1[0..25]                                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay1_reg[0,1][0..25]                              ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multInDelay1_reg[0,1][0..25]                               ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|add_stage1_2[1..26]                                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multOutDelay2_reg[0,1][1..26]                              ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|multInDelay2_reg[0,1][0..25]                               ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_1[0..21]                                  ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay1_reg[0,1][0..21]                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multInDelay1_reg[0,1][0..21]                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|add_stage1_2[1..22]                                  ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multOutDelay2_reg[0,1][1..22]                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|multInDelay2_reg[0,1][0..21]                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_1[0..17]                                 ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay1_reg[0,1][0..17]                       ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multInDelay1_reg[0,1][0..17]                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|add_stage1_2[1..18]                                 ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multOutDelay2_reg[0,1][1..18]                       ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst|multInDelay2_reg[0,1][0..17]                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_1[0..13]                                 ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay1_reg[0,1][0..13]                       ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multInDelay1_reg[0,1][0..13]                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|add_stage1_2[1..14]                                 ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multOutDelay2_reg[0,1][1..14]                       ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst|multInDelay2_reg[0,1][0..13]                        ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_1[0..9]                                    ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay1_reg[0,1][0..9]                          ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multInDelay1_reg[0,1][0..9]                           ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|add_stage1_2[1..10]                                   ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multOutDelay2_reg[0,1][1..10]                         ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst|multInDelay2_reg[0,1][0..9]                           ; Delay1_out1_vEnd_rtl_0                                                                                                               ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg[0..3][0..27]                                                                 ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_12[0..3]                                       ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_12[0..3]                                      ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_12[0..3]                                      ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_12[0..3]                                        ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_12[0..3]                                             ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0                                                   ; SHIFT_TAPS ;
; Delay5_out1_hStart                                                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|hStartOut                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg[1]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Delay5_out1_hEnd                                                                                                                                          ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|hEndOut                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhEOReg_reg[1]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Delay5_out1_vStart                                                                                                                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|vStartOut                                                                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rvSOReg_reg[1]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Delay5_out1_vEnd                                                                                                                                          ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|vEndOut                                                                                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rvEOReg_reg[1]                                                                                                ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_2[0..2]                                         ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|hStartRD                                                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_10[0,1]                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|hStartRD                                                   ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_10[0,1]                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|hStartRD                                                   ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_10[0,1]                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|hStartRD                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_10[0,1]                                         ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_11[0..2]                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_11[0..2]                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_11[0..2]                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_11[0..2]                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|validRD                                                     ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|intdelay_reg_13[0,1]                                        ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|validRD                                                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|intdelay_reg_13[0,1]                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|validRD                                                    ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|intdelay_reg_13[0,1]                                       ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|validRD                                                      ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|intdelay_reg_13[0,1]                                         ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_11[0..2]                                             ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|validRD                                                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_13[0,1]                                              ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|hStartRD                                                          ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|intdelay_reg_10[0,1]                                              ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0                                                                        ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|BlankingCount[1]                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|BlankingCount[0]                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|BlankingCount[5]                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|BlankingCount[4]                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|BlankingCount[5]                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounterOne:u_PushPopCounterOne|writeCount[10]                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne|writeCount[1]    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne|writeCount[8] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne|writeCount[3] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne|writeCount[7]   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2|writeCount[9]                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2|writeCount[1]         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2|writeCount[3]      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2|writeCount[0]      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2|writeCount[8]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Vertical_Padding_Counter:u_Vertical_Counter|VerticalPadCounter[0]                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|horPadCount[8]                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Vertical_Padding_Counter_block:u_Vertical_Counter|VerticalPadCounter[4]                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|horPadCount[0]                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Vertical_Padding_Counter_block1:u_Vertical_Counter|VerticalPadCounter[5]                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|horPadCount[4]                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Vertical_Padding_Counter_block2:u_Vertical_Counter|VerticalPadCounter[10]                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|horPadCount[2]                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Vertical_Padding_Counter_block3:u_Vertical_Counter|VerticalPadCounter[8]                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|horPadCount[9]                                                                                ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|reg_reg[0][3]                                                                                      ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|reg_reg[2][13]                                                                                     ;
; 6:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|reg_reg[0][0]                                                                                ;
; 6:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|reg_reg[2][1]                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|reg_reg[0][15]                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|reg_reg[2][12]                                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|reg_reg[0][2]                                                                               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|reg_reg[2][0]                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|reg_reg[0][7]                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|reg_reg[2][0]                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounterOne:u_PushPopCounterOne|readCount                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2|readCount                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne|readCount        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2|readCount             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne|readCount     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2|readCount          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne|readCount     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2|readCount          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne|readCount       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2|readCount            ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|linerddata[0]                                                                                                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |LLEHDL|Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|RAMrdaddr                                                                                                                                      ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Horizontal_Padder:u_Horizontal_Padder|dataVector_1[1]                                              ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Horizontal_Padder_block:u_Horizontal_Padder|dataVector_1[5]                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Horizontal_Padder_block1:u_Horizontal_Padder|dataVector_1[2]                                ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Horizontal_Padder_block2:u_Horizontal_Padder|dataVector_1[11]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LLEHDL|IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Horizontal_Padder_block3:u_Horizontal_Padder|dataVector_1[7]                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0|altsyncram_81p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_28p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_v4p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_d8p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_55p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0|altsyncram_h2p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_o9n:auto_generated|altsyncram_26b1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0|shift_taps_0bn:auto_generated|altsyncram_49b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0|shift_taps_n9n:auto_generated|altsyncram_u5b1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0|shift_taps_8bn:auto_generated|altsyncram_09b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0|shift_taps_98n:auto_generated|altsyncram_63b1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:Delay8_out1_rtl_0|shift_taps_1bn:auto_generated|altsyncram_36b1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0|shift_taps_3an:auto_generated|altsyncram_k6b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:Delay1_out1_vEnd_rtl_0|shift_taps_dbn:auto_generated|altsyncram_69b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0|shift_taps_l9n:auto_generated|altsyncram_k5b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0|shift_taps_g9n:auto_generated|altsyncram_hc61:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                           ;
; DataWidth      ; 8     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                           ;
; DataWidth      ; 8     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                             ;
; DataWidth      ; 12    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                             ;
; DataWidth      ; 12    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                             ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                             ;
; DataWidth      ; 16    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                           ;
; DataWidth      ; 20    ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                                           ;
; DataWidth      ; 20    ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                               ;
; DataWidth      ; 24    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 11    ; Signed Integer                                                                                                                                                                               ;
; DataWidth      ; 24    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 13    ; Signed Integer                                                                                               ;
; DataWidth      ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 13    ; Signed Integer                                                                                       ;
; DataWidth      ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; AddrWidth      ; 13    ; Signed Integer                                                                                         ;
; DataWidth      ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                          ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                       ;
; WIDTH_A                            ; 8                                                         ; Untyped                                                       ;
; WIDTHAD_A                          ; 13                                                        ; Untyped                                                       ;
; NUMWORDS_A                         ; 8192                                                      ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                       ;
; WIDTH_B                            ; 8                                                         ; Untyped                                                       ;
; WIDTHAD_B                          ; 13                                                        ; Untyped                                                       ;
; NUMWORDS_B                         ; 8192                                                      ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                       ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_81p1                                           ; Untyped                                                       ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                  ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                               ;
; WIDTH_A                            ; 8                                                         ; Untyped                                               ;
; WIDTHAD_A                          ; 13                                                        ; Untyped                                               ;
; NUMWORDS_A                         ; 8192                                                      ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                               ;
; WIDTH_B                            ; 8                                                         ; Untyped                                               ;
; WIDTHAD_B                          ; 13                                                        ; Untyped                                               ;
; NUMWORDS_B                         ; 8192                                                      ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                               ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_81p1                                           ; Untyped                                               ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                    ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                 ;
; WIDTH_A                            ; 8                                                         ; Untyped                                                 ;
; WIDTHAD_A                          ; 13                                                        ; Untyped                                                 ;
; NUMWORDS_A                         ; 8192                                                      ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                 ;
; WIDTH_B                            ; 8                                                         ; Untyped                                                 ;
; WIDTHAD_B                          ; 13                                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 8192                                                      ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                 ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_81p1                                           ; Untyped                                                 ;
+------------------------------------+-----------------------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                          ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 24                                                        ; Untyped                                                                                                                                       ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                       ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 24                                                        ; Untyped                                                                                                                                       ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                       ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_28p1                                           ; Untyped                                                                                                                                       ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                          ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 24                                                        ; Untyped                                                                                                                                       ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                       ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 24                                                        ; Untyped                                                                                                                                       ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                       ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_28p1                                           ; Untyped                                                                                                                                       ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                      ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 20                                                        ; Untyped                                                                                                                                                   ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 20                                                        ; Untyped                                                                                                                                                   ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_v4p1                                           ; Untyped                                                                                                                                                   ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                      ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 20                                                        ; Untyped                                                                                                                                                   ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 20                                                        ; Untyped                                                                                                                                                   ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_v4p1                                           ; Untyped                                                                                                                                                   ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 16                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 16                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_d8p1                                           ; Untyped                                                                                                                                                     ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 16                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 16                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_d8p1                                           ; Untyped                                                                                                                                                     ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 12                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 12                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_55p1                                           ; Untyped                                                                                                                                                     ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 12                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 12                                                        ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_55p1                                           ; Untyped                                                                                                                                                     ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                      ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 8                                                         ; Untyped                                                                                                                                                   ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 8                                                         ; Untyped                                                                                                                                                   ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_h2p1                                           ; Untyped                                                                                                                                                   ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                                                                                                                                      ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                                                 ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 8                                                         ; Untyped                                                                                                                                                   ;
; WIDTHAD_A                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_A                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 8                                                         ; Untyped                                                                                                                                                   ;
; WIDTHAD_B                          ; 11                                                        ; Untyped                                                                                                                                                   ;
; NUMWORDS_B                         ; 2048                                                      ; Untyped                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                                                    ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                  ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                             ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_h2p1                                           ; Untyped                                                                                                                                                   ;
+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                     ;
; TAP_DISTANCE   ; 27             ; Untyped                                                                                                                                                     ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_o9n ; Untyped                                                                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                            ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                         ;
; TAP_DISTANCE   ; 20             ; Untyped                                                                                                                                                         ;
; WIDTH          ; 12             ; Untyped                                                                                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_0bn ; Untyped                                                                                                                                                         ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                              ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                           ;
; TAP_DISTANCE   ; 17             ; Untyped                                                                                                                                                           ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_n9n ; Untyped                                                                                                                                                           ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                            ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                         ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                         ;
; WIDTH          ; 72             ; Untyped                                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_8bn ; Untyped                                                                                                         ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                             ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                          ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                                          ;
; TAP_DISTANCE   ; 9              ; Untyped                                                                                                                                                          ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_98n ; Untyped                                                                                                                                                          ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:Delay8_out1_rtl_0 ;
+----------------+----------------+------------------------------------------------+
; Parameter Name ; Value          ; Type                                           ;
+----------------+----------------+------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                        ;
; TAP_DISTANCE   ; 10             ; Untyped                                        ;
; WIDTH          ; 23             ; Untyped                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                        ;
; CBXI_PARAMETER ; shift_taps_1bn ; Untyped                                        ;
+----------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                         ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                      ;
; TAP_DISTANCE   ; 9              ; Untyped                                                                                      ;
; WIDTH          ; 96             ; Untyped                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                      ;
; CBXI_PARAMETER ; shift_taps_3an ; Untyped                                                                                      ;
+----------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:Delay1_out1_vEnd_rtl_0 ;
+----------------+----------------+-----------------------------------------------------+
; Parameter Name ; Value          ; Type                                                ;
+----------------+----------------+-----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                             ;
; TAP_DISTANCE   ; 5              ; Untyped                                             ;
; WIDTH          ; 184            ; Untyped                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                             ;
; CBXI_PARAMETER ; shift_taps_dbn ; Untyped                                             ;
+----------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                            ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                         ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                         ;
; WIDTH          ; 33             ; Untyped                                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_l9n ; Untyped                                                                                                         ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                    ;
; WIDTH          ; 20             ; Untyped                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                    ;
; CBXI_PARAMETER ; shift_taps_g9n ; Untyped                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8             ; Untyped             ;
; LPM_WIDTHB                                     ; 30            ; Untyped             ;
; LPM_WIDTHP                                     ; 38            ; Untyped             ;
; LPM_WIDTHR                                     ; 38            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_jft      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8             ; Untyped             ;
; LPM_WIDTHB                                     ; 30            ; Untyped             ;
; LPM_WIDTHP                                     ; 38            ; Untyped             ;
; LPM_WIDTHR                                     ; 38            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_jft      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8             ; Untyped             ;
; LPM_WIDTHB                                     ; 30            ; Untyped             ;
; LPM_WIDTHP                                     ; 38            ; Untyped             ;
; LPM_WIDTHR                                     ; 38            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_jft      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 25            ; Untyped             ;
; LPM_WIDTHB                                     ; 25            ; Untyped             ;
; LPM_WIDTHP                                     ; 50            ; Untyped             ;
; LPM_WIDTHR                                     ; 50            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0ht      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 23            ; Untyped             ;
; LPM_WIDTHB                                     ; 23            ; Untyped             ;
; LPM_WIDTHP                                     ; 46            ; Untyped             ;
; LPM_WIDTHR                                     ; 46            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_1ht      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                      ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13            ; Untyped             ;
; LPM_WIDTHB                                     ; 28            ; Untyped             ;
; LPM_WIDTHP                                     ; 41            ; Untyped             ;
; LPM_WIDTHR                                     ; 41            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kkt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                                                                          ;
; Entity Instance                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|altsyncram:ram_rtl_0                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|altsyncram:ram_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 20                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 20                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 20                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 20                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
; Entity Instance                           ; IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 10                                                                                                                                                 ;
; Entity Instance            ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 27                                                                                                                                                 ;
;     -- WIDTH               ; 4                                                                                                                                                  ;
; Entity Instance            ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 20                                                                                                                                                 ;
;     -- WIDTH               ; 12                                                                                                                                                 ;
; Entity Instance            ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 17                                                                                                                                                 ;
;     -- WIDTH               ; 4                                                                                                                                                  ;
; Entity Instance            ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0                                                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                                 ;
;     -- WIDTH               ; 72                                                                                                                                                 ;
; Entity Instance            ; IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 9                                                                                                                                                  ;
;     -- WIDTH               ; 4                                                                                                                                                  ;
; Entity Instance            ; altshift_taps:Delay8_out1_rtl_0                                                                                                                    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 10                                                                                                                                                 ;
;     -- WIDTH               ; 23                                                                                                                                                 ;
; Entity Instance            ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0                                                                      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 9                                                                                                                                                  ;
;     -- WIDTH               ; 96                                                                                                                                                 ;
; Entity Instance            ; altshift_taps:Delay1_out1_vEnd_rtl_0                                                                                                               ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                  ;
;     -- WIDTH               ; 184                                                                                                                                                ;
; Entity Instance            ; IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0                                                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                  ;
;     -- WIDTH               ; 33                                                                                                                                                 ;
; Entity Instance            ; Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0                                                                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                  ;
;     -- WIDTH               ; 20                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 6              ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 30             ;
;     -- LPM_WIDTHP                     ; 38             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 30             ;
;     -- LPM_WIDTHP                     ; 38             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 30             ;
;     -- LPM_WIDTHP                     ; 38             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 25             ;
;     -- LPM_WIDTHB                     ; 25             ;
;     -- LPM_WIDTHP                     ; 50             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 23             ;
;     -- LPM_WIDTHB                     ; 23             ;
;     -- LPM_WIDTHP                     ; 46             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13             ;
;     -- LPM_WIDTHB                     ; 28             ;
;     -- LPM_WIDTHP                     ; 41             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineInfoStore_block:u_State_Transition_Flag_Gen" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; vStartOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                           ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; popOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineInfoStore_block2:u_State_Transition_Flag_Gen" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; vStartOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; popOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineInfoStore_block4:u_State_Transition_Flag_Gen" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; vStartOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; popOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineInfoStore_block6:u_State_Transition_Flag_Gen" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; vStartOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; popOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineInfoStore_block8:u_State_Transition_Flag_Gen" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; vStartOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; popOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 62                          ;
; cycloneiii_ff         ; 7216                        ;
;     CLR               ; 7                           ;
;     ENA               ; 402                         ;
;     ENA CLR           ; 5731                        ;
;     ENA CLR SCLR      ; 386                         ;
;     ENA CLR SLD       ; 160                         ;
;     plain             ; 530                         ;
; cycloneiii_lcell_comb ; 5207                        ;
;     arith             ; 2095                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 782                         ;
;         3 data inputs ; 1310                        ;
;     normal            ; 3112                        ;
;         0 data inputs ; 78                          ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 743                         ;
;         3 data inputs ; 918                         ;
;         4 data inputs ; 1272                        ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_ram_block  ; 640                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Jul 09 14:24:03 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LLEHDL -c LLEHDL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padding_counter_block3.v
    Info (12023): Found entity 1: Vertical_Padding_Counter_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padding_counter_block2.v
    Info (12023): Found entity 1: Vertical_Padding_Counter_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padding_counter_block1.v
    Info (12023): Found entity 1: Vertical_Padding_Counter_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padding_counter_block.v
    Info (12023): Found entity 1: Vertical_Padding_Counter_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padding_counter.v
    Info (12023): Found entity 1: Vertical_Padding_Counter File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padding_Counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padder_block3.v
    Info (12023): Found entity 1: Vertical_Padder_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padder_block2.v
    Info (12023): Found entity 1: Vertical_Padder_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padder_block1.v
    Info (12023): Found entity 1: Vertical_Padder_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padder_block.v
    Info (12023): Found entity 1: Vertical_Padder_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vertical_padder.v
    Info (12023): Found entity 1: Vertical_Padder File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Vertical_Padder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounterone_block3.v
    Info (12023): Found entity 1: PushPopCounterOne_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounterone_block2.v
    Info (12023): Found entity 1: PushPopCounterOne_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounterone_block1.v
    Info (12023): Found entity 1: PushPopCounterOne_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounterone_block.v
    Info (12023): Found entity 1: PushPopCounterOne_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounterone.v
    Info (12023): Found entity 1: PushPopCounterOne File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounterOne.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounter_block3.v
    Info (12023): Found entity 1: PushPopCounter_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounter_block2.v
    Info (12023): Found entity 1: PushPopCounter_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounter_block1.v
    Info (12023): Found entity 1: PushPopCounter_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounter_block.v
    Info (12023): Found entity 1: PushPopCounter_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pushpopcounter.v
    Info (12023): Found entity 1: PushPopCounter File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PushPopCounter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pixel_stream_aligner.v
    Info (12023): Found entity 1: Pixel_Stream_Aligner File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Pixel_Stream_Aligner.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file paddingcontroller_block3.v
    Info (12023): Found entity 1: PaddingController_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file paddingcontroller_block2.v
    Info (12023): Found entity 1: PaddingController_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file paddingcontroller_block1.v
    Info (12023): Found entity 1: PaddingController_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file paddingcontroller_block.v
    Info (12023): Found entity 1: PaddingController_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file paddingcontroller.v
    Info (12023): Found entity 1: PaddingController File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/PaddingController.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file llehdl.v
    Info (12023): Found entity 1: LLEHDL File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file linespaceaverager_block3.v
    Info (12023): Found entity 1: LineSpaceAverager_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linespaceaverager_block2.v
    Info (12023): Found entity 1: LineSpaceAverager_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linespaceaverager_block1.v
    Info (12023): Found entity 1: LineSpaceAverager_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linespaceaverager_block.v
    Info (12023): Found entity 1: LineSpaceAverager_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linespaceaverager.v
    Info (12023): Found entity 1: LineSpaceAverager File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineSpaceAverager.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block8.v
    Info (12023): Found entity 1: LineInfoStore_block8 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block8.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block7.v
    Info (12023): Found entity 1: LineInfoStore_block7 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block7.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block6.v
    Info (12023): Found entity 1: LineInfoStore_block6 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block6.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block5.v
    Info (12023): Found entity 1: LineInfoStore_block5 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block5.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block4.v
    Info (12023): Found entity 1: LineInfoStore_block4 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block3.v
    Info (12023): Found entity 1: LineInfoStore_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block2.v
    Info (12023): Found entity 1: LineInfoStore_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block1.v
    Info (12023): Found entity 1: LineInfoStore_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore_block.v
    Info (12023): Found entity 1: LineInfoStore_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lineinfostore.v
    Info (12023): Found entity 1: LineInfoStore File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineInfoStore.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linebuffer_block3.v
    Info (12023): Found entity 1: LineBuffer_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linebuffer_block2.v
    Info (12023): Found entity 1: LineBuffer_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linebuffer_block1.v
    Info (12023): Found entity 1: LineBuffer_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linebuffer_block.v
    Info (12023): Found entity 1: LineBuffer_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file linebuffer.v
    Info (12023): Found entity 1: LineBuffer File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file iterativefilter.v
    Info (12023): Found entity 1: IterativeFilter File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file inversion.v
    Info (12023): Found entity 1: Inversion File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Inversion.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file inputcontrolvalidation_block3.v
    Info (12023): Found entity 1: InputControlValidation_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file inputcontrolvalidation_block2.v
    Info (12023): Found entity 1: InputControlValidation_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file inputcontrolvalidation_block1.v
    Info (12023): Found entity 1: InputControlValidation_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file inputcontrolvalidation_block.v
    Info (12023): Found entity 1: InputControlValidation_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file inputcontrolvalidation.v
    Info (12023): Found entity 1: InputControlValidation File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/InputControlValidation.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file image_filter4.v
    Info (12023): Found entity 1: Image_Filter4 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter4.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file image_filter3.v
    Info (12023): Found entity 1: Image_Filter3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter3.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file image_filter2.v
    Info (12023): Found entity 1: Image_Filter2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter2.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file image_filter1.v
    Info (12023): Found entity 1: Image_Filter1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter1.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file image_filter.v
    Info (12023): Found entity 1: Image_Filter File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_padder_block3.v
    Info (12023): Found entity 1: Horizontal_Padder_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_padder_block2.v
    Info (12023): Found entity 1: Horizontal_Padder_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_padder_block1.v
    Info (12023): Found entity 1: Horizontal_Padder_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_padder_block.v
    Info (12023): Found entity 1: Horizontal_Padder_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_padder.v
    Info (12023): Found entity 1: Horizontal_Padder File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Horizontal_Padder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file gateprocessdata_block3.v
    Info (12023): Found entity 1: GateProcessData_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file gateprocessdata_block2.v
    Info (12023): Found entity 1: GateProcessData_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file gateprocessdata_block1.v
    Info (12023): Found entity 1: GateProcessData_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file gateprocessdata_block.v
    Info (12023): Found entity 1: GateProcessData_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file gateprocessdata.v
    Info (12023): Found entity 1: GateProcessData File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/GateProcessData.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fir2dkernel_block3.v
    Info (12023): Found entity 1: FIR2DKernel_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fir2dkernel_block2.v
    Info (12023): Found entity 1: FIR2DKernel_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fir2dkernel_block1.v
    Info (12023): Found entity 1: FIR2DKernel_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fir2dkernel_block.v
    Info (12023): Found entity 1: FIR2DKernel_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fir2dkernel.v
    Info (12023): Found entity 1: FIR2DKernel File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/FIR2DKernel.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file datareadcontroller_block3.v
    Info (12023): Found entity 1: DataReadController_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file datareadcontroller_block2.v
    Info (12023): Found entity 1: DataReadController_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file datareadcontroller_block1.v
    Info (12023): Found entity 1: DataReadController_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file datareadcontroller_block.v
    Info (12023): Found entity 1: DataReadController_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file datareadcontroller.v
    Info (12023): Found entity 1: DataReadController File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DataReadController.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_block3.v
    Info (12023): Found entity 1: DATA_MEMORY_block3 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_block2.v
    Info (12023): Found entity 1: DATA_MEMORY_block2 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_block1.v
    Info (12023): Found entity 1: DATA_MEMORY_block1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_block.v
    Info (12023): Found entity 1: DATA_MEMORY_block File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: DATA_MEMORY File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file darkchannel.v
    Info (12023): Found entity 1: DarkChannel File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DarkChannel.v Line: 21
Info (12127): Elaborating entity "LLEHDL" for the top level hierarchy
Info (12128): Elaborating entity "Inversion" for hierarchy "Inversion:u_Inversion" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 182
Info (12128): Elaborating entity "DarkChannel" for hierarchy "DarkChannel:u_DarkChannel" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 188
Info (12128): Elaborating entity "IterativeFilter" for hierarchy "IterativeFilter:u_IterativeFilter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 361
Info (12128): Elaborating entity "Image_Filter" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v Line: 133
Info (12128): Elaborating entity "LineBuffer_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter.v Line: 203
Info (12128): Elaborating entity "InputControlValidation_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|InputControlValidation_block3:u_INPUT_CONTROL_VALIDATION" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 344
Info (12128): Elaborating entity "LineSpaceAverager_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineSpaceAverager_block3:u_LineSpaceAverager" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 442
Info (12128): Elaborating entity "DATA_MEMORY_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 581
Info (12128): Elaborating entity "PushPopCounterOne_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounterOne_block3:u_PushPopCounterOne" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block3.v Line: 206
Warning (12125): Using design file simpledualportram_generic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SimpleDualPortRAM_generic File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/simpledualportram_generic.v Line: 21
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block3.v Line: 218
Info (12128): Elaborating entity "PushPopCounter_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|PushPopCounter_block3:u_PushPopCounter2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block3.v Line: 239
Info (12128): Elaborating entity "LineInfoStore_block7" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineInfoStore_block7:u_LINE_INFO_STORE" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 636
Info (12128): Elaborating entity "DataReadController_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DataReadController_block3:u_DATA_READ_CONTROLLER" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 660
Info (12128): Elaborating entity "LineInfoStore_block8" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|LineInfoStore_block8:u_State_Transition_Flag_Gen" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 726
Info (12128): Elaborating entity "PaddingController_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|PaddingController_block3:u_Padding_Controller" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 741
Info (12128): Elaborating entity "GateProcessData_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|GateProcessData_block3:u_Gate_Process_Data" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 752
Info (12128): Elaborating entity "Horizontal_Padder_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Horizontal_Padder_block3:u_Horizontal_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 870
Info (12128): Elaborating entity "Vertical_Padding_Counter_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Vertical_Padding_Counter_block3:u_Vertical_Counter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 880
Info (12128): Elaborating entity "Vertical_Padder_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|Vertical_Padder_block3:u_Vertical_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block3.v Line: 889
Info (12128): Elaborating entity "FIR2DKernel_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|FIR2DKernel_block3:u_imagekernel_inst" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter.v Line: 223
Info (12128): Elaborating entity "Image_Filter1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v Line: 234
Info (12128): Elaborating entity "LineBuffer_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter1.v Line: 203
Info (12128): Elaborating entity "InputControlValidation_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|InputControlValidation_block2:u_INPUT_CONTROL_VALIDATION" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 344
Info (12128): Elaborating entity "LineSpaceAverager_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineSpaceAverager_block2:u_LineSpaceAverager" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 442
Info (12128): Elaborating entity "DATA_MEMORY_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 581
Info (12128): Elaborating entity "PushPopCounterOne_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounterOne_block2:u_PushPopCounterOne" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block2.v Line: 206
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block2.v Line: 218
Info (12128): Elaborating entity "PushPopCounter_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|PushPopCounter_block2:u_PushPopCounter2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block2.v Line: 239
Info (12128): Elaborating entity "LineInfoStore_block5" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineInfoStore_block5:u_LINE_INFO_STORE" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 636
Info (12128): Elaborating entity "DataReadController_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DataReadController_block2:u_DATA_READ_CONTROLLER" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 660
Info (12128): Elaborating entity "LineInfoStore_block6" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|LineInfoStore_block6:u_State_Transition_Flag_Gen" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 726
Info (12128): Elaborating entity "PaddingController_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|PaddingController_block2:u_Padding_Controller" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 741
Info (12128): Elaborating entity "GateProcessData_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|GateProcessData_block2:u_Gate_Process_Data" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 752
Info (12128): Elaborating entity "Horizontal_Padder_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Horizontal_Padder_block2:u_Horizontal_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 870
Info (12128): Elaborating entity "Vertical_Padding_Counter_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Vertical_Padding_Counter_block2:u_Vertical_Counter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 880
Info (12128): Elaborating entity "Vertical_Padder_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|Vertical_Padder_block2:u_Vertical_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block2.v Line: 889
Info (12128): Elaborating entity "FIR2DKernel_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|FIR2DKernel_block2:u_imagekernel_inst" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter1.v Line: 223
Info (12128): Elaborating entity "Image_Filter2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v Line: 335
Info (12128): Elaborating entity "LineBuffer_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter2.v Line: 203
Info (12128): Elaborating entity "InputControlValidation_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|InputControlValidation_block1:u_INPUT_CONTROL_VALIDATION" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 344
Info (12128): Elaborating entity "LineSpaceAverager_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineSpaceAverager_block1:u_LineSpaceAverager" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 442
Info (12128): Elaborating entity "DATA_MEMORY_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 581
Info (12128): Elaborating entity "PushPopCounterOne_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounterOne_block1:u_PushPopCounterOne" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block1.v Line: 206
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block1.v Line: 218
Info (12128): Elaborating entity "PushPopCounter_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|PushPopCounter_block1:u_PushPopCounter2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block1.v Line: 239
Info (12128): Elaborating entity "LineInfoStore_block3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineInfoStore_block3:u_LINE_INFO_STORE" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 636
Info (12128): Elaborating entity "DataReadController_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DataReadController_block1:u_DATA_READ_CONTROLLER" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 660
Info (12128): Elaborating entity "LineInfoStore_block4" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|LineInfoStore_block4:u_State_Transition_Flag_Gen" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 726
Info (12128): Elaborating entity "PaddingController_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|PaddingController_block1:u_Padding_Controller" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 741
Info (12128): Elaborating entity "GateProcessData_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|GateProcessData_block1:u_Gate_Process_Data" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 752
Info (12128): Elaborating entity "Horizontal_Padder_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Horizontal_Padder_block1:u_Horizontal_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 870
Info (12128): Elaborating entity "Vertical_Padding_Counter_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Vertical_Padding_Counter_block1:u_Vertical_Counter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 880
Info (12128): Elaborating entity "Vertical_Padder_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|Vertical_Padder_block1:u_Vertical_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block1.v Line: 889
Info (12128): Elaborating entity "FIR2DKernel_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|FIR2DKernel_block1:u_imagekernel_inst" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter2.v Line: 223
Info (12128): Elaborating entity "Image_Filter3" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v Line: 436
Info (12128): Elaborating entity "LineBuffer_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter3.v Line: 203
Info (12128): Elaborating entity "InputControlValidation_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|InputControlValidation_block:u_INPUT_CONTROL_VALIDATION" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 344
Info (12128): Elaborating entity "LineSpaceAverager_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineSpaceAverager_block:u_LineSpaceAverager" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 442
Info (12128): Elaborating entity "DATA_MEMORY_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 581
Info (12128): Elaborating entity "PushPopCounterOne_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounterOne_block:u_PushPopCounterOne" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block.v Line: 206
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block.v Line: 218
Info (12128): Elaborating entity "PushPopCounter_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|PushPopCounter_block:u_PushPopCounter2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY_block.v Line: 239
Info (12128): Elaborating entity "LineInfoStore_block1" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineInfoStore_block1:u_LINE_INFO_STORE" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 636
Info (12128): Elaborating entity "DataReadController_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DataReadController_block:u_DATA_READ_CONTROLLER" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 660
Info (12128): Elaborating entity "LineInfoStore_block2" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|LineInfoStore_block2:u_State_Transition_Flag_Gen" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 726
Info (12128): Elaborating entity "PaddingController_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|PaddingController_block:u_Padding_Controller" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 741
Info (12128): Elaborating entity "GateProcessData_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|GateProcessData_block:u_Gate_Process_Data" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 752
Info (12128): Elaborating entity "Horizontal_Padder_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Horizontal_Padder_block:u_Horizontal_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 870
Info (12128): Elaborating entity "Vertical_Padding_Counter_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Vertical_Padding_Counter_block:u_Vertical_Counter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 880
Info (12128): Elaborating entity "Vertical_Padder_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|Vertical_Padder_block:u_Vertical_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer_block.v Line: 889
Info (12128): Elaborating entity "FIR2DKernel_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter3.v Line: 223
Info (12128): Elaborating entity "Image_Filter4" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/IterativeFilter.v Line: 537
Info (12128): Elaborating entity "LineBuffer" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter4.v Line: 203
Info (12128): Elaborating entity "InputControlValidation" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|InputControlValidation:u_INPUT_CONTROL_VALIDATION" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 344
Info (12128): Elaborating entity "LineSpaceAverager" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineSpaceAverager:u_LineSpaceAverager" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 442
Info (12128): Elaborating entity "DATA_MEMORY" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 581
Info (12128): Elaborating entity "PushPopCounterOne" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounterOne:u_PushPopCounterOne" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY.v Line: 206
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY.v Line: 218
Info (12128): Elaborating entity "PushPopCounter" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|PushPopCounter:u_PushPopCounter2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/DATA_MEMORY.v Line: 239
Info (12128): Elaborating entity "LineInfoStore" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineInfoStore:u_LINE_INFO_STORE" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 636
Info (12128): Elaborating entity "DataReadController" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DataReadController:u_DATA_READ_CONTROLLER" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 660
Info (12128): Elaborating entity "LineInfoStore_block" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|LineInfoStore_block:u_State_Transition_Flag_Gen" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 726
Info (12128): Elaborating entity "PaddingController" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|PaddingController:u_Padding_Controller" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 741
Info (12128): Elaborating entity "GateProcessData" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|GateProcessData:u_Gate_Process_Data" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 752
Info (12128): Elaborating entity "Horizontal_Padder" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Horizontal_Padder:u_Horizontal_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 870
Info (12128): Elaborating entity "Vertical_Padding_Counter" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Vertical_Padding_Counter:u_Vertical_Counter" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 880
Info (12128): Elaborating entity "Vertical_Padder" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|Vertical_Padder:u_Vertical_Padder" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LineBuffer.v Line: 889
Info (12128): Elaborating entity "FIR2DKernel" for hierarchy "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Image_Filter4.v Line: 223
Info (12128): Elaborating entity "Pixel_Stream_Aligner" for hierarchy "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 600
Info (12128): Elaborating entity "SimpleDualPortRAM_generic" for hierarchy "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/Pixel_Stream_Aligner.v Line: 1395
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 23 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 27
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hEndOut_fir_latency_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 20
        Info (286033): Parameter WIDTH set to 12
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|hStartOut_fir_latency_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|intdelay_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 72
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|validOut_fir_latency_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Delay8_out1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 23
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|refpixelInReg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 96
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Delay1_out1_vEnd_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 184
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|intdelay_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 33
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|rhSOReg_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 20
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 638
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 641
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 644
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 402
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 382
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 363
Info (12130): Elaborated megafunction instantiation "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|SimpleDualPortRAM_generic:u_pixelRAM_generic|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81p1.tdf
    Info (12023): Found entity 1: altsyncram_81p1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_81p1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_b454d144.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|LineBuffer:u_LineBuffer|DATA_MEMORY:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28p1.tdf
    Info (12023): Found entity 1: altsyncram_28p1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_28p1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fabc.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|LineBuffer_block:u_LineBuffer|DATA_MEMORY_block:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v4p1.tdf
    Info (12023): Found entity 1: altsyncram_v4p1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_v4p1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4fa37.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter2:u_Image_Filter2|LineBuffer_block1:u_LineBuffer|DATA_MEMORY_block1:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8p1.tdf
    Info (12023): Found entity 1: altsyncram_d8p1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_d8p1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ffcf.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter1:u_Image_Filter1|LineBuffer_block2:u_LineBuffer|DATA_MEMORY_block2:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55p1.tdf
    Info (12023): Found entity 1: altsyncram_55p1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_55p1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_27a4ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter:u_Image_Filter|LineBuffer_block3:u_LineBuffer|DATA_MEMORY_block3:u_DATA_MEMORY|SimpleDualPortRAM_generic:u_SimpleDualPortRAM_Generic2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2p1.tdf
    Info (12023): Found entity 1: altsyncram_h2p1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_h2p1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/LLEHDL.ram0_SimpleDualPortRAM_generic_e456e42f.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/software/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|FIR2DKernel:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "27"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o9n.tdf
    Info (12023): Found entity 1: shift_taps_o9n File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_o9n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26b1.tdf
    Info (12023): Found entity 1: altsyncram_26b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_26b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nuf.tdf
    Info (12023): Found entity 1: cntr_nuf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_nuf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_lkc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_deh.tdf
    Info (12023): Found entity 1: cntr_deh File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_deh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hEndOut_fir_latency_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "20"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0bn.tdf
    Info (12023): Found entity 1: shift_taps_0bn File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_0bn.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_49b1.tdf
    Info (12023): Found entity 1: altsyncram_49b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_49b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_puf.tdf
    Info (12023): Found entity 1: cntr_puf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_puf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_feh.tdf
    Info (12023): Found entity 1: cntr_feh File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_feh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:hStartOut_fir_latency_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "17"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_n9n.tdf
    Info (12023): Found entity 1: shift_taps_n9n File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_n9n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5b1.tdf
    Info (12023): Found entity 1: altsyncram_u5b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_u5b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_luf.tdf
    Info (12023): Found entity 1: cntr_luf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_luf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kkc.tdf
    Info (12023): Found entity 1: cmpr_kkc File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_kkc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_beh.tdf
    Info (12023): Found entity 1: cntr_beh File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_beh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|altshift_taps:intdelay_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "72"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_8bn.tdf
    Info (12023): Found entity 1: shift_taps_8bn File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_8bn.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09b1.tdf
    Info (12023): Found entity 1: altsyncram_09b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_09b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_huf.tdf
    Info (12023): Found entity 1: cntr_huf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_huf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7eh.tdf
    Info (12023): Found entity 1: cntr_7eh File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_7eh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter3:u_Image_Filter3|FIR2DKernel_block:u_imagekernel_inst|altshift_taps:validOut_fir_latency_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_98n.tdf
    Info (12023): Found entity 1: shift_taps_98n File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_98n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63b1.tdf
    Info (12023): Found entity 1: altsyncram_63b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_63b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5tf.tdf
    Info (12023): Found entity 1: cntr_5tf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_5tf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jkc.tdf
    Info (12023): Found entity 1: cmpr_jkc File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_jkc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rch.tdf
    Info (12023): Found entity 1: cntr_rch File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_rch.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "altshift_taps:Delay8_out1_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:Delay8_out1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1bn.tdf
    Info (12023): Found entity 1: shift_taps_1bn File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_1bn.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36b1.tdf
    Info (12023): Found entity 1: altsyncram_36b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_36b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6tf.tdf
    Info (12023): Found entity 1: cntr_6tf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_6tf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tch.tdf
    Info (12023): Found entity 1: cntr_tch File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_tch.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0"
Info (12133): Instantiated megafunction "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:refpixelInReg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "96"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3an.tdf
    Info (12023): Found entity 1: shift_taps_3an File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_3an.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6b1.tdf
    Info (12023): Found entity 1: altsyncram_k6b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_k6b1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "altshift_taps:Delay1_out1_vEnd_rtl_0"
Info (12133): Instantiated megafunction "altshift_taps:Delay1_out1_vEnd_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "184"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_dbn.tdf
    Info (12023): Found entity 1: shift_taps_dbn File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_dbn.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_69b1.tdf
    Info (12023): Found entity 1: altsyncram_69b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_69b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf
    Info (12023): Found entity 1: cntr_0tf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_0tf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf
    Info (12023): Found entity 1: cmpr_ikc File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cmpr_ikc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mch.tdf
    Info (12023): Found entity 1: cntr_mch File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_mch.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0"
Info (12133): Instantiated megafunction "IterativeFilter:u_IterativeFilter|Image_Filter4:u_Image_Filter4|altshift_taps:intdelay_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_l9n.tdf
    Info (12023): Found entity 1: shift_taps_l9n File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_l9n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5b1.tdf
    Info (12023): Found entity 1: altsyncram_k5b1 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_k5b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf
    Info (12023): Found entity 1: cntr_usf File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_usf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf
    Info (12023): Found entity 1: cntr_lch File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_lch.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0"
Info (12133): Instantiated megafunction "Pixel_Stream_Aligner:u_Pixel_Stream_Aligner|altshift_taps:rhSOReg_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_g9n.tdf
    Info (12023): Found entity 1: shift_taps_g9n File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_g9n.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hc61.tdf
    Info (12023): Found entity 1: altsyncram_hc61 File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/altsyncram_hc61.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf
    Info (12023): Found entity 1: add_sub_s7e File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/add_sub_s7e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf
    Info (12023): Found entity 1: cntr_jch File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/cntr_jch.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 638
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 638
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "30"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jft.tdf
    Info (12023): Found entity 1: mult_jft File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_jft.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 402
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 402
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ht.tdf
    Info (12023): Found entity 1: mult_0ht File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_0ht.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 382
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 382
    Info (12134): Parameter "LPM_WIDTHA" = "23"
    Info (12134): Parameter "LPM_WIDTHB" = "23"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf
    Info (12023): Found entity 1: mult_1ht File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_1ht.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 363
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/LLEHDL.v Line: 363
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "28"
    Info (12134): Parameter "LPM_WIDTHP" = "41"
    Info (12134): Parameter "LPM_WIDTHR" = "41"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kkt.tdf
    Info (12023): Found entity 1: mult_kkt File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/mult_kkt.tdf Line: 30
Info (13014): Ignored 481 buffer(s)
    Info (13019): Ignored 481 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/signal2/Low_Light_Enhancement/LLEHDL/hdlsrc/LLE/db/shift_taps_g9n.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10641 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 9909 logic cells
    Info (21064): Implemented 640 RAM segments
    Info (21062): Implemented 30 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4992 megabytes
    Info: Processing ended: Thu Jul 09 14:24:56 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:04


