================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sat Oct 18 15:00:14 +0200 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         FIR_v4
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              741
FF:               698
DSP:              3
BRAM:             0
URAM:             0
SRL:              5


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.851       |
| Post-Route     | 4.214       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 741 | 698 | 3   |      |      |     |        |      |         |          |        |
|   (inst)                                                |     | 81  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_40_U                                 | 16  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_41_U                                 | 17  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_42_U                                 | 44  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_dec_43_U                                 | 37  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_40_U                                 | 48  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_41_U                                 | 20  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_42_U                                 | 36  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_int_43_U                                 | 26  | 32  |     |      |      |     |        |      |         |          |        |
|   H_filter_FIR_kernel_U                                 | 153 | 16  |     |      |      |     |        |      |         |          |        |
|   b_FIR_dec_int_41_U                                    | 8   | 12  |     |      |      |     |        |      |         |          |        |
|   b_FIR_dec_int_42_U                                    | 6   | 5   |     |      |      |     |        |      |         |          |        |
|   b_FIR_dec_int_43_U                                    |     | 12  |     |      |      |     |        |      |         |          |        |
|   grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165           | 77  | 47  | 1   |      |      |     |        |      |         |          |        |
|     (grp_FIR_HLS_Pipeline_VITIS_LOOP_65_1_fu_165)       | 20  | 45  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32ns_32_4_1_U20                  |     |     | 1   |      |      |     |        |      |         |          |        |
|   grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174           | 22  | 17  |     |      |      |     |        |      |         |          |        |
|     (grp_FIR_HLS_Pipeline_VITIS_LOOP_69_2_fu_174)       | 4   | 15  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 18  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_2_fu_132                               | 112 | 105 | 1   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_2_fu_132)                           | 20  | 54  |     |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53     | 42  | 43  | 1   |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53) | 19  | 41  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 21  | 2   |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_15s_32s_32_4_1_U1                  | 2   |     | 1   |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62     | 52  | 8   |     |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62) | 12  | 6   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 40  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_FIR_filter_fu_151                                 | 73  | 73  | 1   |      |      |     |        |      |         |          |        |
|     (grp_FIR_filter_fu_151)                             | 3   | 23  |     |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53       | 34  | 41  | 1   |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53)   | 21  | 39  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 13  | 2   |     |      |      |     |        |      |         |          |        |
|       mac_muladd_16s_14s_31s_31_4_1_U11                 |     |     | 1   |      |      |     |        |      |         |          |        |
|     grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62       | 38  | 9   |     |      |      |     |        |      |         |          |        |
|       (grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62)   | 5   | 7   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U          | 33  | 2   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_r_U                               | 26  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_r_U                              | 24  | 37  |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.63%  | OK     |
| FD                                                        | 50%       | 0.30%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.37%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.05%  | OK     |
| DSP                                                       | 80%       | 0.24%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.24%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 52     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.02   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                                                                         | ENDPOINT PIN                                                                                                                                                                                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                                                                        |                                                                                                                                                                                                |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.786 | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]/C                                                                                             | H_filter_FIR_int_42_U/q1_reg[7]/D                                                                                                                                                              |            2 |         97 |          4.210 |          0.502 |        3.708 |
| Path2 | 5.872 | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]/C                                                                                             | H_filter_FIR_int_42_U/q1_reg[6]/D                                                                                                                                                              |            2 |         97 |          4.126 |          0.495 |        3.631 |
| Path3 | 5.911 | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]/C                                                                                             | H_filter_FIR_int_41_U/q1_reg[5]/D                                                                                                                                                              |            2 |         97 |          4.086 |          0.504 |        3.582 |
| Path4 | 5.913 | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43] |            3 |         17 |          4.043 |          1.277 |        2.766 |
| Path5 | 5.913 | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44] |            3 |         17 |          4.043 |          1.277 |        2.766 |
+-------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_7_7/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[7]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_6_6/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[6]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_41_U/ram_reg_0_7_5_5/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_41_U/q1_reg[5]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_7_7/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[7]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_6_6/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[6]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_41_U/ram_reg_0_7_5_5/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_41_U/q1_reg[5]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_7_7/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[7]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_6_6/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[6]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_41_U/ram_reg_0_7_5_5/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_41_U/q1_reg[5]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_7_7/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[7]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_6_6/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[6]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_41_U/ram_reg_0_7_5_5/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_41_U/q1_reg[5]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_7_7/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[7]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_42_U/ram_reg_0_7_6_6/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_42_U/q1_reg[6]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/i_1_fu_28_reg[1]                                                                                           | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_69_2_fu_62/flow_control_loop_pipe_sequential_init_U/trunc_ln70_reg_117[1]_i_1                                         | CLB.LUT.LUT3           |
    | H_filter_FIR_int_41_U/ram_reg_0_7_5_5/DP                                                                                                                                           | CLB.LUTRAM.RAM32X1D    |
    | H_filter_FIR_int_41_U/q1_reg[5]                                                                                                                                                    | REGISTER.SDR.FDRE      |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/p_reg_reg_i_31                                                                                             | CLB.LUT.LUT3           |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_FIR_filter_2_fu_132/grp_FIR_filter_2_Pipeline_VITIS_LOOP_65_1_fu_53/mac_muladd_16s_15s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_15s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    +------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/FIR_HLS_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/FIR_HLS_failfast_routed.rpt                 |
| power                    | impl/verilog/report/FIR_HLS_power_routed.rpt                    |
| status                   | impl/verilog/report/FIR_HLS_status_routed.rpt                   |
| timing                   | impl/verilog/report/FIR_HLS_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/FIR_HLS_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/FIR_HLS_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/FIR_HLS_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------+


