
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Cited Patent References &#8212; WISHBONE B3</title>
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/language_data.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Timing Specification" href="05_timing.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="cited-patent-references">
<h1>Cited Patent References<a class="headerlink" href="#cited-patent-references" title="Permalink to this headline">¶</a></h1>
<p>This chapter contains a partial list of the patents that have been
reviewed by the WISHBONE steward and others. In the opinion of the
steward, the WISHBONE System-on-Chip (SoC) Interconnection
Architecture for Portable IP Cores does not infringe on any of these
patents.  However, the possibility exists that an integrated circuit
device designed to the WISHBONE specification could infringe on the
intellectual property rights of others. The user assumes all
responsibility for determining if their WISHBONE design infringes on
the rights of others. All of these documents contain information
relevant to SoC design and integration. Noteworthy patents are marked
with a ‘(*)’.</p>
<p>This list is maintained for three reasons. First, a public domain
specification can’t depend on patented ideas (unless permission to
use the patent is obtained). This is the list of documents that have
been reviewed to see if WISHBONE infringes on any known
patents. Second, it provides a starting point for IC designers and
other researchers who need to know if a specific SoC design infringes
on the rights of others. Third, the patent database is a wonderful
place to learn how other people have solved similar SoC
problems. Patent documents are very good in this regard, as they must
fully describe how to reproduce an invention.</p>
<div class="section" id="general-methods-relating-to-soc">
<h2>General Methods Relating to SoC<a class="headerlink" href="#general-methods-relating-to-soc" title="Permalink to this headline">¶</a></h2>
<dl class="simple">
<dt>Hartmann, Alfred C. - US Patent No. 6,096,091</dt><dd><p>DYNAMICALLY RECONFIGURABLE LOGIC NETWORKS INTERCONNECTED BY
FALL-THROUGH FIFOS FOR FLEXIBLE PIPELINE PROCESSING IN A SYSTEM-ON-A-
CHIP</p>
</dd>
<dt>Luk et al. - US Patent No. 5,790,839</dt><dd><p>SYSTEM INTEGRATION OF DRAM MACROS AND LOGIC CORES IN A SINGLE CHIP
ARCHITECTURE</p>
</dd>
<dt>Luk et al. - US Patent No. 5,883,814</dt><dd><p>SYSTEM-ON-CHIP LAYOUT COMPILATION</p>
</dd>
<dt>Wingard et al. - US Patent No. 5,948,089</dt><dd><p>FULLY-PIPELINED FIXED-LATENCY COMMUNICATIONS SYSTEM WITH A REAL
TYPE DYNAMIC BANDWIDTH ALLOCATION.</p>
</dd>
<dt>Wingard et al. - US Patent No. 6,182,183 B1</dt><dd><p>COMMUNICATION SYSTEM AND METHOD WITH MULTILEVEL CONNECTION
IDENTIFICATION</p>
</dd>
</dl>
</div>
<div class="section" id="methods-relating-to-soc-testability">
<h2>Methods Relating to SoC Testability<a class="headerlink" href="#methods-relating-to-soc-testability" title="Permalink to this headline">¶</a></h2>
<dl class="simple">
<dt>Edwards, et al.- US Patent No. 6,298,394 B1 (*)</dt><dd><p>SYSTEM AND METHOD FOR CAPTURING INFORMATION ON AN INTERCONNECT IN
AN INTEGRATED CIRCUIT</p>
</dd>
<dt>Flynn, David W. - US Patent No. 5,525,971</dt><dd><p>INTEGRATED CIRCUIT</p>
</dd>
</dl>
</div>
<div class="section" id="methods-relating-to-variable-clock-frequency">
<h2>Methods Relating to Variable Clock Frequency<a class="headerlink" href="#methods-relating-to-variable-clock-frequency" title="Permalink to this headline">¶</a></h2>
<dl class="simple">
<dt>Gandhi et al. - US Patent No. 6,185,691 B1</dt><dd><p>CLOCK GENERATION</p>
</dd>
<dt>Kardach et al. - US Patent No. 5,473,767</dt><dd><p>METHOD AND APPARATUS FOR ASYNCHRONOUSLY STOPPING THE CLOCK ON A
PROCESSOR.</p>
</dd>
<dt>Kardach et al. - US Patent No. 5,918,043</dt><dd><p>METHOD AND APPARATUS FOR ASYNCHRONOUSLY STOPPING THE CLOCK ON A
PROCESSOR.</p>
</dd>
<dt>Maitra, Amit K. - US Patent No. 5,623,647</dt><dd><p>APPLICATION SPECIFIC CLOCK THROTTLING</p>
</dd>
<dt>Orton et al. - US Patent No. 6,118,306 (*)</dt><dd><p>CHANGING CLOCK FREQUENCY</p>
</dd>
<dt>Poplingher et al. - US Patent No. 6,173,379 B1</dt><dd><p>MEMORY DEVICE FOR A MICROPROCESSOR REGISTER FILE HAVING A POWER
MANAGEMENT SCHEME AND METHOD FOR COPYING INFORMATION BETWEEN
MEMORY SUB-CELLS IN A SINGLE CLOCK CYCLE</p>
</dd>
<dt>Stinson et al. - US Patent No. 6,127,858</dt><dd><p>METHOD AND APPARATUS FOR VARYING A CLOCK FREQUENCY ON A PHASE BY
PHASE BASIS</p>
</dd>
<dt>Thomas, Thomas P. - US Patent No. 6,140,883</dt><dd><p>TUNABLE, ENERGY EFFICIENT CLOCKING SCHEME</p>
</dd>
<dt>Wong et al. - US Patent No. 5,586,307</dt><dd><p>METHOD AND APPARATUS SUPPLYING SYNCHRONOUS CLOCK SIGNALS TO
CIRCUIT COMPONENTS</p>
</dd>
<dt>Young, Bruce - US Patent No. 6,079,022</dt><dd><p>METHOD AND APPARATUS FOR DYNAMICALLY ADJUSTING THE CLOCK SPEED
OF A BUS DEPENDING ON BUS ACTIVITY</p>
</dd>
</dl>
</div>
<div class="section" id="methods-relating-to-selection-of-ip-cores">
<h2>Methods Relating to Selection of IP Cores<a class="headerlink" href="#methods-relating-to-selection-of-ip-cores" title="Permalink to this headline">¶</a></h2>
<dl class="simple">
<dt>Lee et al. - US Patent No. 6,102,961</dt><dd><p>METHOD AND APPARATUS FOR SELECTING IP BLOCKS</p>
</dd>
</dl>
</div>
<div class="section" id="methods-relating-to-data-flow-architectures">
<h2>Methods Relating to Data Flow Architectures<a class="headerlink" href="#methods-relating-to-data-flow-architectures" title="Permalink to this headline">¶</a></h2>
<dl class="simple">
<dt>Cismas, Sorin C. - US Patent No. 6,145,073</dt><dd><p>DATA FLOW INTEGRATED CIRCUIT ARCHITECTURE</p>
</dd>
</dl>
</div>
<div class="section" id="methods-relating-to-crossbar-switch-architectures">
<h2>Methods Relating to Crossbar Switch Architectures<a class="headerlink" href="#methods-relating-to-crossbar-switch-architectures" title="Permalink to this headline">¶</a></h2>
<dl class="simple">
<dt>Brewer et al. - US Patent No. 5,577,204</dt><dd><p>PARALLEL PROCESSING COMPUTER SYSTEM INTERCONNECTIONS UTILIZING
UNIDIRECTIONAL COMMUNICATION LINKS WITH SEPARATE REQUEST AND
RESPONSE LINES FOR DIRECT COMMUNICATION OR USING A CROSSBAR
SWITCHING DEVICE</p>
</dd>
<dt>Nelson et al. - US Patent No. 6,138,185</dt><dd><p>HIGH PERFORMANCE CROSSBAR SWITCH</p>
</dd>
<dt>Van Krevelen et al. - US Patent No. 6,230,229 B1</dt><dd><p>METHOD AND SYSTEM FOR ARBITRATING PATH CONTENTION IN A CROSSBAR
INTERCONNECT NETWORK</p>
</dd>
</dl>
</div>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores</a></h1>








<h3>Navigation</h3>
<p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="01_introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="02_interface.html">Interface Specification</a></li>
<li class="toctree-l1"><a class="reference internal" href="03_classic.html">WISHBONE Classic Bus Cycle</a></li>
<li class="toctree-l1"><a class="reference internal" href="04_registered.html">WISHBONE Registered Feedback Bus Cylces</a></li>
<li class="toctree-l1"><a class="reference internal" href="05_timing.html">Timing Specification</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Cited Patent References</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#general-methods-relating-to-soc">General Methods Relating to SoC</a></li>
<li class="toctree-l2"><a class="reference internal" href="#methods-relating-to-soc-testability">Methods Relating to SoC Testability</a></li>
<li class="toctree-l2"><a class="reference internal" href="#methods-relating-to-variable-clock-frequency">Methods Relating to Variable Clock Frequency</a></li>
<li class="toctree-l2"><a class="reference internal" href="#methods-relating-to-selection-of-ip-cores">Methods Relating to Selection of IP Cores</a></li>
<li class="toctree-l2"><a class="reference internal" href="#methods-relating-to-data-flow-architectures">Methods Relating to Data Flow Architectures</a></li>
<li class="toctree-l2"><a class="reference internal" href="#methods-relating-to-crossbar-switch-architectures">Methods Relating to Crossbar Switch Architectures</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="05_timing.html" title="previous chapter">Timing Specification</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2019, WISHBONE specification authors.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 3.3.1</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/06_patents.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>