OpenROAD v2.0-6566-g970f89da6 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ODB-0222] Reading LEF file: ./platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: ./platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 315
[INFO IFP-0001] Added 52 rows of 260 sites.
[INFO RSZ-0026] Removed 22 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 55.21

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _585_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: _585_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _585_/CLK (DFFLQNx1_ASAP7_75t_R)
                 16.40   36.84   36.84 v _585_/QN (DFFLQNx1_ASAP7_75t_R)
     2    1.31                           _059_ (net)
                 16.40    0.00   36.84 v _354_/A (NOR2x1_ASAP7_75t_R)
                  6.94    9.57   46.41 ^ _354_/Y (NOR2x1_ASAP7_75t_R)
     1    0.39                           _137_ (net)
                  6.94    0.00   46.41 ^ _356_/A2 (OA21x2_ASAP7_75t_R)
                  5.43   14.20   60.60 ^ _356_/Y (OA21x2_ASAP7_75t_R)
     1    0.56                           _001_ (net)
                  5.43    0.00   60.60 ^ _585_/D (DFFLQNx1_ASAP7_75t_R)
                                 60.60   data arrival time

                  0.00    0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 v _585_/CLK (DFFLQNx1_ASAP7_75t_R)
                          5.74    5.74   library hold time
                                  5.74   data required time
-----------------------------------------------------------------------------
                                  5.74   data required time
                                -60.60   data arrival time
-----------------------------------------------------------------------------
                                 54.87   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _594_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _594_/CLK (DFFLQNx1_ASAP7_75t_R)
                 21.87   41.07   41.07 v _594_/QN (DFFLQNx1_ASAP7_75t_R)
     3    2.34                           _301_ (net)
                 21.87    0.00   41.07 v _578_/A (HAxp5_ASAP7_75t_R)
                 39.90   55.48   96.55 v _578_/SN (HAxp5_ASAP7_75t_R)
     4    2.89                           _063_ (net)
                 39.90    0.00   96.55 v _331_/A2 (OA21x2_ASAP7_75t_R)
                  9.20   25.98  122.53 v _331_/Y (OA21x2_ASAP7_75t_R)
     2    1.46                           _117_ (net)
                  9.20    0.00  122.53 v _333_/B (OA211x2_ASAP7_75t_R)
                 16.00   30.50  153.03 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    3.33                           _119_ (net)
                 16.00    0.00  153.03 v _378_/A (OR2x2_ASAP7_75t_R)
                 10.37   23.11  176.14 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    1.86                           _142_ (net)
                 10.37    0.00  176.14 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 19.39   13.21  189.35 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.24                           _291_ (net)
                 19.39    0.00  189.35 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 15.24   19.71  209.06 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.00                           _292_ (net)
                 15.24    0.00  209.06 ^ _567_/A (FAx1_ASAP7_75t_R)
                 27.02   16.50  225.56 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.00                           _041_ (net)
                 27.02    0.00  225.56 v _304_/A (XOR2x2_ASAP7_75t_R)
                  8.13   31.24  256.79 ^ _304_/Y (XOR2x2_ASAP7_75t_R)
     2    0.45                           resp_msg[15] (net)
                  8.13    0.00  256.79 ^ resp_msg[15] (out)
                                256.79   data arrival time

                  0.00  390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (ideal)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -256.79   data arrival time
-----------------------------------------------------------------------------
                                 55.21   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _594_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _594_/CLK (DFFLQNx1_ASAP7_75t_R)
                 21.87   41.07   41.07 v _594_/QN (DFFLQNx1_ASAP7_75t_R)
     3    2.34                           _301_ (net)
                 21.87    0.00   41.07 v _578_/A (HAxp5_ASAP7_75t_R)
                 39.90   55.48   96.55 v _578_/SN (HAxp5_ASAP7_75t_R)
     4    2.89                           _063_ (net)
                 39.90    0.00   96.55 v _331_/A2 (OA21x2_ASAP7_75t_R)
                  9.20   25.98  122.53 v _331_/Y (OA21x2_ASAP7_75t_R)
     2    1.46                           _117_ (net)
                  9.20    0.00  122.53 v _333_/B (OA211x2_ASAP7_75t_R)
                 16.00   30.50  153.03 v _333_/Y (OA211x2_ASAP7_75t_R)
     4    3.33                           _119_ (net)
                 16.00    0.00  153.03 v _378_/A (OR2x2_ASAP7_75t_R)
                 10.37   23.11  176.14 v _378_/Y (OR2x2_ASAP7_75t_R)
     2    1.86                           _142_ (net)
                 10.37    0.00  176.14 v _380_/A1 (OAI21x1_ASAP7_75t_R)
                 19.39   13.21  189.35 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
     2    2.24                           _291_ (net)
                 19.39    0.00  189.35 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
                 15.24   19.71  209.06 ^ _387_/Y (AO21x1_ASAP7_75t_R)
     1    2.00                           _292_ (net)
                 15.24    0.00  209.06 ^ _567_/A (FAx1_ASAP7_75t_R)
                 27.02   16.50  225.56 v _567_/CON (FAx1_ASAP7_75t_R)
     1    1.00                           _041_ (net)
                 27.02    0.00  225.56 v _304_/A (XOR2x2_ASAP7_75t_R)
                  8.13   31.24  256.79 ^ _304_/Y (XOR2x2_ASAP7_75t_R)
     2    0.45                           resp_msg[15] (net)
                  8.13    0.00  256.79 ^ resp_msg[15] (out)
                                256.79   data arrival time

                  0.00  390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (ideal)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -256.79   data arrival time
-----------------------------------------------------------------------------
                                 55.21   slack (MET)



==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 36 u^2 18% utilization.

Elapsed time: 0:01.93[h:]min:sec. CPU time: user 1.80 sys 0.05 (96%). Peak memory: 181756KB.
