<stg><name>sort_occ_v2</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %shift_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %shift)

]]></Node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="6">
<![CDATA[
:1  %shift_cast = zext i6 %shift_read to i32

]]></Node>
<StgValue><ssdm name="shift_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:0  %i_0_in = phi i17 [ -65536, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_in"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %i = add i17 %i_0_in, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="17">
<![CDATA[
:2  %i_cast = sext i17 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %tmp = icmp eq i17 %i_0_in, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_1 = zext i32 %i_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_src_addr = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="array_src_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="16">
<![CDATA[
:2  %array_src_load = load i32* %array_src_addr, align 4

]]></Node>
<StgValue><ssdm name="array_src_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="16">
<![CDATA[
:2  %array_src_load = load i32* %array_src_addr, align 4

]]></Node>
<StgValue><ssdm name="array_src_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = lshr i32 %array_src_load, %shift_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = trunc i32 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_4 = zext i8 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %count_addr = getelementptr [256 x i32]* %count, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="count_addr"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
:7  %count_load = load i32* %count_addr, align 4

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
:7  %count_load = load i32* %count_addr, align 4

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5 = add nsw i32 -1, %count_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_6 = sext i32 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_dst_addr = getelementptr [65536 x i32]* %array_dst, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="array_dst_addr"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:11  store i32 %array_src_load, i32* %array_dst_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store i32 %tmp_5, i32* %count_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="array_src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="array_dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="shift" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift"/></StgValue>
</port>
<port id="43" name="count" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="count"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i6" to="shift_read" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="shift" to="shift_read" fromId="42" toId="7">
</dataflow>
<dataflow id="47" from="shift_read" to="shift_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="49" from="StgValue_48" to="i_0_in" fromId="48" toId="10">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="50" from="StgValue_9" to="i_0_in" fromId="9" toId="10">
</dataflow>
<dataflow id="51" from="i" to="i_0_in" fromId="11" toId="10">
<BackEdge/>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="52" from="StgValue_32" to="i_0_in" fromId="32" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="53" from="i_0_in" to="i" fromId="10" toId="11">
</dataflow>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="11">
</dataflow>
<dataflow id="56" from="i" to="i_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="57" from="i_0_in" to="tmp" fromId="10" toId="13">
</dataflow>
<dataflow id="59" from="StgValue_58" to="tmp" fromId="58" toId="13">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_62" to="empty" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_62" to="empty" fromId="62" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_62" to="empty" fromId="62" toId="14">
</dataflow>
<dataflow id="66" from="tmp" to="StgValue_15" fromId="13" toId="15">
</dataflow>
<dataflow id="67" from="i_cast" to="tmp_1" fromId="12" toId="16">
</dataflow>
<dataflow id="68" from="array_src" to="array_src_addr" fromId="40" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_69" to="array_src_addr" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="tmp_1" to="array_src_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="array_src_addr" to="array_src_load" fromId="17" toId="18">
</dataflow>
<dataflow id="73" from="array_src_addr" to="array_src_load" fromId="17" toId="20">
</dataflow>
<dataflow id="74" from="array_src_load" to="tmp_2" fromId="20" toId="21">
</dataflow>
<dataflow id="75" from="shift_cast" to="tmp_2" fromId="8" toId="21">
</dataflow>
<dataflow id="76" from="tmp_2" to="tmp_3" fromId="21" toId="22">
</dataflow>
<dataflow id="77" from="tmp_3" to="tmp_4" fromId="22" toId="23">
</dataflow>
<dataflow id="78" from="count" to="count_addr" fromId="43" toId="24">
</dataflow>
<dataflow id="79" from="StgValue_69" to="count_addr" fromId="69" toId="24">
</dataflow>
<dataflow id="80" from="tmp_4" to="count_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="81" from="count_addr" to="count_load" fromId="24" toId="25">
</dataflow>
<dataflow id="82" from="count_addr" to="count_load" fromId="24" toId="26">
</dataflow>
<dataflow id="84" from="StgValue_83" to="tmp_5" fromId="83" toId="27">
</dataflow>
<dataflow id="85" from="count_load" to="tmp_5" fromId="26" toId="27">
</dataflow>
<dataflow id="86" from="tmp_5" to="tmp_6" fromId="27" toId="28">
</dataflow>
<dataflow id="87" from="array_dst" to="array_dst_addr" fromId="41" toId="29">
</dataflow>
<dataflow id="88" from="StgValue_69" to="array_dst_addr" fromId="69" toId="29">
</dataflow>
<dataflow id="89" from="tmp_6" to="array_dst_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="90" from="array_src_load" to="StgValue_30" fromId="20" toId="30">
</dataflow>
<dataflow id="91" from="array_dst_addr" to="StgValue_30" fromId="29" toId="30">
</dataflow>
<dataflow id="92" from="tmp_5" to="StgValue_31" fromId="27" toId="31">
</dataflow>
<dataflow id="93" from="count_addr" to="StgValue_31" fromId="24" toId="31">
</dataflow>
<dataflow id="94" from="tmp" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
