<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p312" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_312{left:719px;top:1124px;}
#t2_312{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_312{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_312{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_312{left:69px;top:687px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t6_312{left:69px;top:712px;letter-spacing:-0.1px;word-spacing:-3.2px;}
#t7_312{left:69px;top:729px;letter-spacing:-0.1px;word-spacing:-4.9px;}
#t8_312{left:69px;top:746px;word-spacing:-1.9px;}
#t9_312{left:69px;top:761px;}
#ta_312{left:95px;top:769px;letter-spacing:-0.1px;word-spacing:-4.9px;}
#tb_312{left:95px;top:785px;letter-spacing:-0.2px;word-spacing:-1.9px;}
#tc_312{left:69px;top:801px;}
#td_312{left:95px;top:808px;word-spacing:-2px;}
#te_312{left:95px;top:825px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tf_312{left:69px;top:840px;}
#tg_312{left:95px;top:848px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#th_312{left:95px;top:865px;letter-spacing:-0.3px;word-spacing:-4.1px;}
#ti_312{left:95px;top:882px;word-spacing:-1.9px;}
#tj_312{left:95px;top:898px;word-spacing:-2px;}
#tk_312{left:95px;top:915px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tl_312{left:95px;top:932px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tm_312{left:86px;top:151px;letter-spacing:-0.1px;}
#tn_312{left:126px;top:151px;}
#to_312{left:202px;top:151px;word-spacing:-0.2px;}
#tp_312{left:286px;top:151px;}
#tq_312{left:202px;top:168px;}
#tr_312{left:202px;top:185px;}
#ts_312{left:574px;top:185px;}
#tt_312{left:202px;top:202px;}
#tu_312{left:387px;top:202px;letter-spacing:-0.1px;}
#tv_312{left:86px;top:226px;letter-spacing:-0.1px;}
#tw_312{left:126px;top:226px;letter-spacing:0.1px;}
#tx_312{left:202px;top:226px;letter-spacing:-0.1px;word-spacing:0.2px;}
#ty_312{left:559px;top:226px;}
#tz_312{left:202px;top:243px;}
#t10_312{left:202px;top:260px;}
#t11_312{left:86px;top:284px;letter-spacing:-0.1px;}
#t12_312{left:126px;top:284px;letter-spacing:-0.1px;}
#t13_312{left:202px;top:284px;}
#t14_312{left:346px;top:284px;}
#t15_312{left:86px;top:309px;letter-spacing:-0.1px;}
#t16_312{left:126px;top:309px;}
#t17_312{left:202px;top:309px;}
#t18_312{left:424px;top:309px;}
#t19_312{left:202px;top:325px;}
#t1a_312{left:202px;top:342px;}
#t1b_312{left:86px;top:367px;letter-spacing:-0.1px;}
#t1c_312{left:126px;top:367px;}
#t1d_312{left:202px;top:367px;letter-spacing:-0.1px;}
#t1e_312{left:232px;top:367px;}
#t1f_312{left:86px;top:391px;letter-spacing:-0.1px;}
#t1g_312{left:126px;top:391px;}
#t1h_312{left:202px;top:391px;}
#t1i_312{left:240px;top:391px;}
#t1j_312{left:86px;top:416px;letter-spacing:-0.3px;}
#t1k_312{left:126px;top:416px;letter-spacing:0.1px;}
#t1l_312{left:202px;top:416px;word-spacing:-1.6px;}
#t1m_312{left:274px;top:416px;word-spacing:-1.7px;}
#t1n_312{left:202px;top:432px;}
#t1o_312{left:86px;top:457px;letter-spacing:-0.3px;}
#t1p_312{left:126px;top:457px;}
#t1q_312{left:202px;top:457px;word-spacing:0.1px;}
#t1r_312{left:426px;top:457px;}
#t1s_312{left:202px;top:474px;}
#t1t_312{left:202px;top:490px;word-spacing:-0.1px;}
#t1u_312{left:202px;top:507px;}
#t1v_312{left:86px;top:532px;letter-spacing:-0.3px;}
#t1w_312{left:126px;top:532px;letter-spacing:0.2px;}
#t1x_312{left:202px;top:532px;word-spacing:0.2px;}
#t1y_312{left:311px;top:532px;}
#t1z_312{left:86px;top:556px;letter-spacing:-0.1px;}
#t20_312{left:126px;top:556px;}
#t21_312{left:202px;top:556px;}
#t22_312{left:86px;top:581px;letter-spacing:-0.3px;}
#t23_312{left:126px;top:581px;}
#t24_312{left:202px;top:581px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t25_312{left:344px;top:581px;}
#t26_312{left:202px;top:597px;}
#t27_312{left:202px;top:614px;}
#t28_312{left:202px;top:631px;}
#t29_312{left:188px;top:102px;letter-spacing:-0.3px;word-spacing:0.7px;}
#t2a_312{left:273px;top:102px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2b_312{left:76px;top:127px;word-spacing:-0.2px;}
#t2c_312{left:126px;top:127px;}
#t2d_312{left:202px;top:127px;letter-spacing:-0.1px;}

.s1_312{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_312{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_312{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_312{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s5_312{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s6_312{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s7_312{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s8_312{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel-Italic_2kok;
	color: rgb(0,0,0);
}

#form1_312{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 813px;	top: 865px;	width: 40px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form2_312{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 69px;	top: 882px;	width: 58px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form3_312{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 732px;	top: 865px;	width: 72px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form4_312{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 202px;	top: 202px;	width: 185px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form5_312{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 573px;	top: 185px;	width: 274px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form6_312{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 202px;	top: 185px;	width: 332px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts312" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_2kok;
	src: url("fonts/NeoSansIntel-Italic_2kok.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg312Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg312" style="-webkit-user-select: none;"><object width="935" height="1210" data="312/312.svg" type="image/svg+xml" id="pdf312" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_312" class="t s1_312">CPUID—CPU Identification</div>
<div id="t2_312" class="t s2_312">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t3_312" class="t s1_312">3-210</div>
<div id="t4_312" class="t s1_312">Vol. 2A</div>
<div id="t5_312" class="t s3_312">INPUT EAX = 02H: TLB/Cache/Prefetch Information Returned in EAX, EBX, ECX, EDX</div>
<div id="t6_312" class="t s4_312">When CPUID executes with EAX set to 02H, the processor returns information about the processor’s internal TLBs, </div>
<div id="t7_312" class="t s4_312">cache and prefetch hardware in the EAX, EBX, ECX, and EDX registers. The information is reported in encoded form </div>
<div id="t8_312" class="t s4_312">and fall into the following categories:</div>
<div id="t9_312" class="t s5_312">•</div>
<div id="ta_312" class="t s4_312">The least-significant byte in register EAX (register AL) will always return 01H. Software should ignore this value </div>
<div id="tb_312" class="t s4_312">and not interpret it as an informational descriptor.</div>
<div id="tc_312" class="t s5_312">•</div>
<div id="td_312" class="t s4_312">The most significant bit (bit 31) of each register indicates whether the register contains valid information (set </div>
<div id="te_312" class="t s4_312">to 0) or is reserved (set to 1).</div>
<div id="tf_312" class="t s5_312">•</div>
<div id="tg_312" class="t s4_312">If a register contains valid information, the information is contained in 1 byte descriptors. There are four types </div>
<div id="th_312" class="t s4_312">of encoding values for the byte descriptor, the encoding type is noted in the second column of Table 3-12. Table </div>
<div id="ti_312" class="t s4_312">3-12 lists the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX </div>
<div id="tj_312" class="t s4_312">registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache, </div>
<div id="tk_312" class="t s4_312">prefetch, or TLB types. The descriptors may appear in any order. Note also a processor may report a general </div>
<div id="tl_312" class="t s4_312">descriptor type (FFH) and not report any byte descriptor of “cache type” via CPUID leaf 2.</div>
<div id="tm_312" class="t s6_312">21 </div>
<div id="tn_312" class="t s6_312">DS </div>
<div id="to_312" class="t s7_312">Debug Store.</div>
<div id="tp_312" class="t s6_312">The processor supports the ability to write debug information into a memory resident buffer. </div>
<div id="tq_312" class="t s6_312">This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see </div>
<div id="tr_312" class="t s6_312">Chapter 23, “Introduction to Virtual-Machine Extensions,” in the </div>
<div id="ts_312" class="t s8_312">Intel® 64 and IA-32 Architectures Software </div>
<div id="tt_312" class="t s8_312">Developer’s Manual, Volume 3C</div>
<div id="tu_312" class="t s6_312">).</div>
<div id="tv_312" class="t s6_312">22 </div>
<div id="tw_312" class="t s6_312">ACPI</div>
<div id="tx_312" class="t s7_312">Thermal Monitor and Software Controlled Clock Facilities.</div>
<div id="ty_312" class="t s6_312">The processor implements internal MSRs that </div>
<div id="tz_312" class="t s6_312">allow processor temperature to be monitored and processor performance to be modulated in predefined duty </div>
<div id="t10_312" class="t s6_312">cycles under software control.</div>
<div id="t11_312" class="t s6_312">23 </div>
<div id="t12_312" class="t s6_312">MMX</div>
<div id="t13_312" class="t s7_312">Intel MMX Technology. </div>
<div id="t14_312" class="t s6_312">The processor supports the Intel MMX technology.</div>
<div id="t15_312" class="t s6_312">24 </div>
<div id="t16_312" class="t s6_312">FXSR </div>
<div id="t17_312" class="t s7_312">FXSAVE and FXRSTOR Instructions.</div>
<div id="t18_312" class="t s6_312">The FXSAVE and FXRSTOR instructions are supported for fast save and </div>
<div id="t19_312" class="t s6_312">restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an </div>
<div id="t1a_312" class="t s6_312">operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</div>
<div id="t1b_312" class="t s6_312">25 </div>
<div id="t1c_312" class="t s6_312">SSE </div>
<div id="t1d_312" class="t s7_312">SSE.</div>
<div id="t1e_312" class="t s6_312">The processor supports the SSE extensions.</div>
<div id="t1f_312" class="t s6_312">26 </div>
<div id="t1g_312" class="t s6_312">SSE2 </div>
<div id="t1h_312" class="t s7_312">SSE2.</div>
<div id="t1i_312" class="t s6_312">The processor supports the SSE2 extensions.</div>
<div id="t1j_312" class="t s6_312">27</div>
<div id="t1k_312" class="t s6_312">SS</div>
<div id="t1l_312" class="t s7_312">Self Snoop.</div>
<div id="t1m_312" class="t s6_312">The processor supports the management of conflicting memory types by performing a snoop of its </div>
<div id="t1n_312" class="t s6_312">own cache structure for transactions issued to the bus.</div>
<div id="t1o_312" class="t s6_312">28</div>
<div id="t1p_312" class="t s6_312">HTT</div>
<div id="t1q_312" class="t s7_312">Max APIC IDs reserved field is Valid.</div>
<div id="t1r_312" class="t s6_312">A value of 0 for HTT indicates there is only a single logical processor in </div>
<div id="t1s_312" class="t s6_312">the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the </div>
<div id="t1t_312" class="t s6_312">value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is </div>
<div id="t1u_312" class="t s6_312">valid for the package.</div>
<div id="t1v_312" class="t s6_312">29</div>
<div id="t1w_312" class="t s6_312">TM</div>
<div id="t1x_312" class="t s7_312">Thermal Monitor.</div>
<div id="t1y_312" class="t s6_312">The processor implements the thermal monitor automatic thermal control circuitry (TCC).</div>
<div id="t1z_312" class="t s6_312">30</div>
<div id="t20_312" class="t s6_312">Reserved</div>
<div id="t21_312" class="t s6_312">Reserved</div>
<div id="t22_312" class="t s6_312">31</div>
<div id="t23_312" class="t s6_312">PBE</div>
<div id="t24_312" class="t s7_312">Pending Break Enable. </div>
<div id="t25_312" class="t s6_312">The processor supports the use of the FERR#/PBE# pin when the processor is in the </div>
<div id="t26_312" class="t s6_312">stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the </div>
<div id="t27_312" class="t s6_312">processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the </div>
<div id="t28_312" class="t s6_312">IA32_MISC_ENABLE MSR enables this capability.</div>
<div id="t29_312" class="t s3_312">Table 3-11. </div>
<div id="t2a_312" class="t s3_312">More on Feature Information Returned in the EDX Register (Contd.)</div>
<div id="t2b_312" class="t s7_312">Bit # </div>
<div id="t2c_312" class="t s7_312">Mnemonic </div>
<div id="t2d_312" class="t s7_312">Description</div>

<!-- End text definitions -->


<!-- Begin Form Data -->
<form>
<input id="form1_312" type="button" tabindex="1601" data-objref="9796 0 R" onclick="IDRViewer.goToPage(313);" data-action-type="GoTo" data-page="313" data-zoom="XYZ 70 1107 null" title="Page 313"/>
<input id="form2_312" type="button" tabindex="1602" data-objref="9797 0 R" onclick="IDRViewer.goToPage(313);" data-action-type="GoTo" data-page="313" data-zoom="XYZ 70 1107 null" title="Page 313"/>
<input id="form3_312" type="button" tabindex="1600" data-objref="9795 0 R" onclick="IDRViewer.goToPage(313);" data-action-type="GoTo" data-page="313" data-zoom="XYZ 70 1107 null" title="Page 313"/>
<input id="form4_312" type="button" tabindex="1599" data-objref="9794 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>
<input id="form5_312" type="button" tabindex="1598" data-objref="9793 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>
<input id="form6_312" type="button" tabindex="1597" data-objref="9792 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>

</form>
<!-- End Form Data -->

</div>
</body>
</html>
