<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005434A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005434</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17940094</doc-number><date>20220908</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2018-0038227</doc-number><date>20180402</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3266</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>786</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3266</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3276</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78648</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3258</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">DISPLAY DEVICE</invention-title><us-related-documents><division><relation><parent-doc><document-id><country>US</country><doc-number>17172132</doc-number><date>20210210</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>11468844</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17940094</doc-number></document-id></child-doc></relation></division><division><relation><parent-doc><document-id><country>US</country><doc-number>16279746</doc-number><date>20190219</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>10950177</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>17172132</doc-number></document-id></child-doc></relation></division></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Display Co., Ltd.</orgname><address><city>Yongin-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Seong Min</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>HWANG</last-name><first-name>Young In</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>Jin Woo</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>YANG</last-name><first-name>Yong Ho</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A display device may include a first pixel coupled to an emission control line, and an emission control stage for selectively coupling the emission control line to a first or second supply voltage line. The emission control stage may include: a first emission control transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the emission control line, and a main gate electrode coupled to a first node; a second emission control transistor including a first electrode coupled to the emission control line, a second electrode coupled to the second supply voltage line, and a main gate electrode coupled to a second node; and a third emission control transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the first node, a main gate electrode coupled to the second node, and a sub-gate electrode.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="142.24mm" wi="153.42mm" file="US20230005434A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="160.10mm" wi="155.45mm" file="US20230005434A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="203.28mm" wi="158.58mm" orientation="landscape" file="US20230005434A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="127.51mm" wi="142.92mm" file="US20230005434A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="179.07mm" wi="157.06mm" orientation="landscape" file="US20230005434A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="205.40mm" wi="158.33mm" file="US20230005434A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="202.01mm" wi="156.89mm" orientation="landscape" file="US20230005434A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="180.59mm" wi="158.16mm" orientation="landscape" file="US20230005434A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="199.14mm" wi="154.43mm" orientation="landscape" file="US20230005434A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="191.09mm" wi="151.21mm" orientation="landscape" file="US20230005434A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="220.64mm" wi="138.94mm" file="US20230005434A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="232.75mm" wi="94.06mm" orientation="landscape" file="US20230005434A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="210.99mm" wi="154.94mm" file="US20230005434A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="216.83mm" wi="110.57mm" file="US20230005434A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="131.23mm" wi="136.14mm" file="US20230005434A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="171.79mm" wi="102.70mm" file="US20230005434A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="110.66mm" wi="123.70mm" file="US20230005434A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">The present application is a divisional application of U.S. patent application Ser. No. 17/172,132 filed on Feb. 10, 2021, which is a divisional application of U.S. patent application Ser. No. 16/279,746 filed on Feb. 19, 2019, now U.S. Pat. No. 10,950,177, which claims priority under 35 USC &#xa7; 119 to Korean patent application number 10-2018-0038227 filed on Apr. 2, 2018, in the Korean Intellectual Property Office, the disclosures of which are incorporated herein in their entirety by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Various embodiments of the present disclosure relates to a display device.</p><heading id="h-0004" level="1">2. Description of Related Art</heading><p id="p-0004" num="0003">With the development of information technology, the importance of a display device that is a connection medium between a user and information has been emphasized. Owing to the importance of the display device, the use of various display devices such as a liquid crystal display device, an organic light-emitting display device, and a plasma display device has increased.</p><p id="p-0005" num="0004">A display device includes pixels and is operated in such a way that each pixel is supplied with a corresponding data voltage and thus emits light. Each pixel emits light with a luminance corresponding to a data voltage applied thereto. A display image may be expressed by a combination of light emission of the pixels.</p><p id="p-0006" num="0005">The display device includes a plurality of transistors. Depending on layouts or manufacturing processes, there may be transistors that are prone to current leakage. If current leakage occurs, there is a problem in that flicker is visible to a user.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0007" num="0006">Various embodiments of the present disclosure are directed to a display device using a sub-gate electrode, thus preventing current leakage, and reducing a dead space.</p><p id="p-0008" num="0007">An embodiment of the present disclosure provides a display device including: a first pixel coupled to an emission control line; and an emission control stage configured to selectively couple the emission control line to a first supply voltage line or a second supply voltage line. The emission control stage may include: a first emission control transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the emission control line, and a main gate electrode coupled to a first node; a second emission control transistor including a first electrode coupled to the emission control line, a second electrode coupled to the second supply voltage line, and a main gate electrode coupled to a second node; and a third emission control transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the first node, a main gate electrode coupled to the second node, and a sub-gate electrode.</p><p id="p-0009" num="0008">In an embodiment, the sub-gate electrode of the third emission control transistor may be coupled to the second node.</p><p id="p-0010" num="0009">In an embodiment, the main gate electrode of the third emission control transistor may be disposed over an active layer, and the sub-gate electrode of the third emission control transistor may be disposed under the active layer.</p><p id="p-0011" num="0010">In an embodiment, each of the first emission control transistor and the second emission control transistor may include a sub-gate electrode. The sub-gate electrode of the first emission control transistor may be coupled to the main gate electrode of the first emission control transistor. The sub-gate electrode of the second emission control transistor may be coupled to the main gate electrode of the second emission control transistor.</p><p id="p-0012" num="0011">In an embodiment, the main gate electrode of the first emission control transistor and the main gate electrode of the second emission control transistor may be disposed over the active layer. The sub-gate electrode of the first emission control transistor and the sub-gate electrode of the second emission control transistor may be disposed under the active layer.</p><p id="p-0013" num="0012">In an embodiment, the first pixel may be further coupled to a scan line. The display device may further include a scan stage configured to selectively couple the scan line to the first supply voltage line or a scan clock line. The scan stage may include: a first scan transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the scan line, and a main gate electrode and a sub-gate electrode coupled to each other; and a second scan transistor including a first electrode coupled to the scan line, a second electrode coupled to the scan clock line, and a main gate electrode and a sub-gate electrode coupled to each other.</p><p id="p-0014" num="0013">In an embodiment, the main gate electrode of the first scan transistor and the main gate electrode of the second scan transistor may be disposed over the active layer. The sub-gate electrode of the first scan transistor and the sub-gate electrode of the second scan transistor may be disposed under the active layer.</p><p id="p-0015" num="0014">In an embodiment, the first pixel may be further coupled to a first data line. The display device may further include: a second pixel coupled to a second data line; and a demux configured to couple a data supply line to either the first data line or the second data line. The demux may include: a first demux transistor including a first electrode coupled to the data supply line, a second electrode coupled to the first data line, and a main gate electrode and a sub-gate electrode coupled to a first select control line; and a second demux transistor including a first electrode coupled to the data supply line, a second electrode coupled to the second data line, and a main gate electrode and a sub-gate electrode coupled to a second select control line.</p><p id="p-0016" num="0015">In an embodiment, the main gate electrode of the first demux transistor and the main gate electrode of the second demux transistor may be disposed over the active layer. The sub-gate electrode of the first demux transistor and the sub-gate electrode of the second demux transistor may be disposed under the active layer.</p><p id="p-0017" num="0016">In an embodiment, the sub-gate electrode of the third emission control transistor may be coupled to the first supply voltage line.</p><p id="p-0018" num="0017">In an embodiment, the main gate electrode of the third emission control transistor may be disposed over an active layer. The sub-gate electrode of the third emission control transistor may be disposed under the active layer.</p><p id="p-0019" num="0018">An embodiment of the present disclosure provides a display device including: a pixel coupled to an emission control line; and an emission control stage configured to selectively couple the emission control line to a first supply voltage line or a second supply voltage line. The emission control stage may include: a first emission control transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the emission control line, a main gate electrode coupled to a first node, and a sub-gate electrode; and a second emission control transistor including a first electrode coupled to the emission control line, a second electrode coupled to the second supply voltage line, a main gate electrode coupled to a second node, and a sub-gate electrode.</p><p id="p-0020" num="0019">In an embodiment, the main gate electrode of the first emission control transistor and the main gate electrode of the second emission control transistor may be disposed over an active layer, and the sub-gate electrode of the first emission control transistor and the sub-gate electrode of the second emission control transistor may be disposed under the active layer.</p><p id="p-0021" num="0020">An embodiment of the present disclosure provides a display device including: a first pixel coupled to a scan line; and a scan stage configured to selectively couple the scan line to a first supply voltage line or a scan clock line. The scan stage may include: a first scan transistor including a first electrode coupled to the first supply voltage line, a second electrode coupled to the scan line, and a main gate electrode and a sub-gate electrode coupled to each other; and a second scan transistor including a first electrode coupled to the scan line, a second electrode coupled to the scan clock line, and a main gate electrode and a sub-gate electrode coupled to each other.</p><p id="p-0022" num="0021">In an embodiment, the main gate electrode of the first scan transistor and the main gate electrode of the second scan transistor may be disposed over the active layer. The sub-gate electrode of the first scan transistor and the sub-gate electrode of the second scan transistor may be disposed under the active layer.</p><p id="p-0023" num="0022">An embodiment of the present disclosure provides a display device including: a first pixel coupled to a first data line; a second pixel coupled to a second data line; and a demux configured to couple a data supply line to either the first data line or the second data line. The demux may include: a first demux transistor including a first electrode coupled to the data supply line, a second electrode coupled to the first data line, and a main gate electrode and a sub-gate electrode coupled to a first select control line; and a second demux transistor including a first electrode coupled to the data supply line, a second electrode coupled to the second data line, and a main gate electrode and a sub-gate electrode coupled to a second select control line.</p><p id="p-0024" num="0023">In an embodiment, the main gate electrode of the first demux transistor and the main gate electrode of the second demux transistor may be disposed over the active layer, and the sub-gate electrode of the first demux transistor and the sub-gate electrode of the second demux transistor may be disposed under the active layer.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a diagram illustrating a display device in accordance with an embodiment of the present disclosure.</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a diagram illustrating an emission control driver in accordance with an embodiment of the present disclosure.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a diagram illustrating a structure of transistors in accordance with an embodiment of the present disclosure.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a diagram illustrating a layout of the emission control driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a timing chart for explaining a method of driving the emission control driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a diagram for explaining a leakage current reducing effect using a sub-gate electrode in accordance with an embodiment of the present disclosure.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a diagram illustrating an emission control driver in accordance with an embodiment of the present disclosure.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a diagram illustrating a layout of the emission control driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a diagram illustrating an emission control driver in accordance with an embodiment of the present disclosure</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a diagram illustrating a layout of the emission control driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a diagram illustrating a scan driver in accordance with an embodiment of the present disclosure.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a diagram illustrating a layout of the scan driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a diagram for explaining a method of driving the scan driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a diagram illustrating a demux unit in accordance with an embodiment of the present disclosure.</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a diagram illustrating a layout of the demux unit in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a diagram for explaining a method of driving the demux unit in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a diagram illustrating a pixel in accordance with an embodiment of the present disclosure.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a diagram for explaining a method of driving a pixel in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>17</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0043" num="0042">Hereinafter, embodiments will be described in greater detail with reference to the accompanying drawings. Embodiments are described herein with reference to cross-sectional illustrations that are schematic illustrations of embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. In the drawings, lengths and sizes of layers and regions may be exaggerated for clarity. Like reference numerals in the drawings denote like elements.</p><p id="p-0044" num="0043">Terms such as &#x201c;first&#x201d; and &#x201c;second&#x201d; may be used to describe various components, but they should not limit the various components. Those terms are only used for the purpose of differentiating a component from other components. For example, a first component may be referred to as a second component, and a second component may be referred to as a first component and so forth without departing from the spirit and scope of the present disclosure. Furthermore, &#x201c;and/or&#x201d; may include any one of or a combination of the components mentioned.</p><p id="p-0045" num="0044">Furthermore, a singular form may include a plural from as long as it is not specifically mentioned in a sentence. Furthermore, &#x201c;include/comprise&#x201d; or &#x201c;including/comprising&#x201d; used in the specification represents that one or more components, steps, operations, and elements exist or are added.</p><p id="p-0046" num="0045">Furthermore, unless defined otherwise, all the terms used in this specification including technical and scientific terms have the same meanings as would be generally understood by those skilled in the related art. The terms defined in generally used dictionaries should be construed as having the same meanings as would be construed in the context of the related art, and unless clearly defined otherwise in this specification, should not be construed as having idealistic or overly formal meanings.</p><p id="p-0047" num="0046">It is also noted that in this specification, &#x201c;connected/coupled&#x201d; refers to one component not only directly coupling another component but also indirectly coupling another component through an intermediate component. On the other hand, &#x201c;directly connected/directly coupled&#x201d; refers to one component directly coupling another component without an intermediate component.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a diagram illustrating a display device <b>9</b> in accordance with an embodiment of the present disclosure.</p><p id="p-0049" num="0048">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the display device <b>9</b> in accordance with the present embodiment may include a timing controller <b>10</b>, a plurality of pixels <b>20</b>, a data driver <b>30</b>, a demux <b>31</b>, a scan driver <b>40</b>, and an emission control driver <b>50</b>.</p><p id="p-0050" num="0049">The timing controller <b>10</b> may convert a control signal and an image signal supplied from a process (e.g., an application processor) into signals corresponding to specifications of the display device <b>9</b>, and may supply a required control signal and a required image signal to the data driver <b>30</b>, the scan driver <b>40</b>, and the emission control driver <b>50</b>.</p><p id="p-0051" num="0050">The plurality of pixels <b>20</b> may include pixels PX<b>11</b>, PX<b>12</b>, . . . , PX<b>1</b><i>m</i>, PX<b>21</b>, PX<b>22</b>, . . . , PX<b>2</b><i>m</i>, . . . , PXn<b>1</b>, PXn<b>2</b>, . . . , PXnm. The pixels PX<b>11</b> to PXnm may be coupled to corresponding data lines D<b>1</b>, D<b>2</b>, . . . , Dm, corresponding scan lines S<b>0</b>, S<b>1</b>, S<b>2</b>, . . . , Sn, and corresponding emission control lines E<b>1</b>, E<b>2</b>, . . . , En. Each pixel may receive a data voltage from the corresponding data line in response to a scan signal received from the corresponding scan line. Each pixel may emit light with a luminance corresponding to the data voltage in response to an emission control signal received from the corresponding emission control line. The configuration of each pixel will be described later herein with reference to <figref idref="DRAWINGS">FIGS. <b>17</b> and <b>18</b></figref>.</p><p id="p-0052" num="0051">The data driver <b>30</b> may receive a control signal and an image signal from the timing controller <b>10</b> and generate data voltages to be supplied to data supply lines D<b>12</b>, . . . . Depending on points in time, the data driver <b>30</b> may apply, to the data supply lines D<b>12</b>, . . . , data voltages to be supplied to the data lines D<b>1</b>, D<b>3</b>, . . . disposed on odd-number-th columns, or may apply, to the data supply lines D<b>12</b>, . . . , data voltages to be supplied to the data lines D<b>2</b>, D<b>4</b>, . . . disposed on even-number-th columns.</p><p id="p-0053" num="0052">The demux <b>31</b> may apply the data voltages received through the data supply lines D<b>12</b>, . . . , to the data lines D<b>1</b>, D<b>3</b>, . . . disposed on the odd-number-th columns or the data lines D<b>2</b>, D<b>4</b>, . . . disposed on the even-number-th columns, depending on points in time. The configuration of the demux <b>31</b> will be described later herein with reference to <figref idref="DRAWINGS">FIGS. <b>14</b> to <b>16</b></figref>.</p><p id="p-0054" num="0053">The scan driver <b>40</b> may receive a control signal from the timing controller <b>10</b> and generate scan signals to be supplied to the scan lines S<b>0</b> to Sn. In an embodiment, the scan driver <b>40</b> may sequentially supply the scan signals to the scan lines S<b>0</b> to Sn. Here, each scan signal may be supplied in the form of a pulse. The number of pulses may be set to different values depending on embodiments. The scan driver <b>40</b> may be configured in the form of a shift register, and thus generate scan signals in such a way that a scan start signal is sequentially transmitted to a subsequent stage circuit under control of a clock signal. The configuration of the scan driver <b>40</b> will be described later herein with reference to <figref idref="DRAWINGS">FIGS. <b>11</b> to <b>13</b></figref>.</p><p id="p-0055" num="0054">The emission control driver <b>50</b> may supply emission control signals for determining emission durations of the pixels PX<b>11</b> to PXnm, to the emission control lines E<b>1</b> to En. For example, the emission of each pixel may be controlled in such a way that whether current flows to an organic light-emitting diode is determined depending on a voltage level of a corresponding emission control signal. In an embodiment, the emission control driver <b>50</b> may have a simultaneous emission structure in which all pixel rows simultaneously emit light. Hereinafter, with reference to <figref idref="DRAWINGS">FIGS. <b>2</b> to <b>10</b></figref>, description will be made for an emission control driver <b>50</b> having a sequential emission structure in which pixel rows sequentially emit light.</p><p id="p-0056" num="0055"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a diagram illustrating the emission control driver <b>50</b> in accordance with an embodiment of the present disclosure.</p><p id="p-0057" num="0056">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the emission control driver <b>50</b> in accordance with the present embodiment may include emission control stages STE<b>1</b>, STE<b>2</b>, . . . .</p><p id="p-0058" num="0057">Each of the emission control stages STE<b>1</b>, STE<b>2</b>, . . . may be configured in the form of a shift register in which a current emission control stage outputs a current emission control signal based on a preceding emission control signal outputted from a preceding emission control stage. However, the first emission control stage STE<b>1</b> may receive an emission control start signal and operate based on the emission control start signal because it cannot receive a preceding emission control signal.</p><p id="p-0059" num="0058">Each of the emission control stages STE<b>1</b>, STE<b>2</b>, . . . may be coupled to a first emission control clock line CLK_E<b>1</b>, a second emission control clock line CLK_E<b>2</b>, a first supply voltage line VGH, and a second supply voltage line VGL. The first emission control clock line CLK_E<b>1</b> and the second emission control clock line CLK_E<b>2</b> may be sequentially alternately coupled to the emission control stages STE<b>1</b>, STE<b>2</b>, . . . . A voltage to be applied to the first supply voltage line VGH may be higher than a voltage to be applied to the second supply voltage line VGL. Each of the emission control stages STE<b>1</b>, STE<b>2</b>, . . . may selectively couple the first supply voltage line VGH or the second supply voltage line VGL to the corresponding emission control line E<b>1</b>, E<b>2</b>, . . . .</p><p id="p-0060" num="0059">The internal configurations of the emission control stages STE<b>1</b>, STE<b>2</b>, . . . are substantially the same as each other; therefore, hereinafter, the first emission control stage STE<b>1</b> will be described by way of example.</p><p id="p-0061" num="0060">The first emission control stage STE<b>1</b> may include emission control transistors TE<b>1</b>, TE, TE<b>3</b>, TE<b>4</b>, TE<b>5</b>, TE<b>6</b>, TE<b>7</b>, TE<b>8</b>, TE<b>9</b>, TE<b>10</b>, TE<b>11</b>, and TE<b>12</b>, and capacitors CE<b>1</b>, CE<b>2</b>, and CE<b>3</b>.</p><p id="p-0062" num="0061">Hereinbelow, all of the transistors will be described as being P-type transistors, but those skilled in this art will appreciate that N-type transistors may be used as needed. The term &#x201c;P-type transistor&#x201d; is a general name for transistors in which the amount of flowing current increases when a voltage difference between a gate terminal and a source terminal increases in a negative direction. The term &#x201c;N-type transistor&#x201d; is a general name for transistors in which the amount of flowing current increases when a voltage difference between a gate terminal and a source terminal increases in a positive direction. Each transistor may be configured in various forms such as a thin film transistor (TFT), a field effect transistor (FET), and a bipolar junction transistor (BJT).</p><p id="p-0063" num="0062">The first emission control transistor TE<b>1</b> may include a first electrode coupled to the first supply voltage line VGH, a second electrode coupled to the emission control line E<b>1</b>, and a gate electrode coupled to a first node N<b>1</b>.</p><p id="p-0064" num="0063">The second emission control transistor TE<b>2</b> may include a first electrode coupled to the emission control line E<b>1</b>, a second electrode coupled to the second supply voltage line VGL, and a gate electrode coupled to a second node N<b>2</b>.</p><p id="p-0065" num="0064">The third emission control transistor TE<b>3</b> may include a first electrode coupled to the first supply voltage line VGH, a second electrode coupled to the first node N<b>1</b>, a main gate electrode coupled to the second node N<b>2</b>, and a sub-gate electrode SE<b>3</b> coupled to the main gate electrode. In the present embodiment, the sub-gate electrode SE<b>3</b> of the third emission control transistor TE<b>3</b> may be coupled to the second node N<b>2</b>.</p><p id="p-0066" num="0065">The fourth emission control transistor TE<b>4</b> may include a first electrode coupled to the first node N<b>1</b>, a second electrode coupled to a first electrode of the fifth emission control transistor TE<b>5</b>, and a gate electrode coupled to the first emission control clock line CLK_E<b>1</b>.</p><p id="p-0067" num="0066">The fifth emission control transistor TE<b>5</b> may include the first electrode coupled to the second electrode of the fourth emission control transistor TE<b>4</b>, a second electrode coupled to the first emission control clock line CLK_E<b>1</b>, and a gate electrode coupled to a fifth node N<b>5</b>.</p><p id="p-0068" num="0067">The sixth emission control transistor TE<b>6</b> may include a first electrode coupled to the fifth node N<b>5</b>, a second electrode coupled to a third node N<b>3</b>, and a gate electrode coupled to the second supply voltage line VGL.</p><p id="p-0069" num="0068">The seventh emission control transistor TE<b>7</b> may include a first electrode coupled to the second node N<b>2</b>, a second electrode coupled to a fourth node N<b>4</b>, and a gate electrode coupled to the second supply voltage line VGL.</p><p id="p-0070" num="0069">The eighth emission control transistor TE<b>8</b> may include a first electrode coupled to the first supply voltage line VGH, a second electrode coupled to a first electrode of the ninth emission control transistor TE<b>9</b>, and a gate electrode coupled to the fifth node N<b>5</b> via the sixth emission control transistor TE<b>6</b>.</p><p id="p-0071" num="0070">The ninth emission control transistor TE<b>9</b> may include the first electrode coupled to the second electrode of the eighth emission control transistor TE<b>8</b>, a second electrode coupled to the fourth node N<b>4</b>, and a gate electrode coupled to the first emission control clock line CLK_E<b>1</b>.</p><p id="p-0072" num="0071">The tenth emission control transistor TE<b>10</b> may include a first electrode coupled to the third node N<b>3</b>, a second electrode coupled to the second emission control clock line CLK_E<b>2</b>, and a gate electrode coupled to the fourth node N<b>4</b>.</p><p id="p-0073" num="0072">The eleventh emission control transistor TE<b>11</b> may include a first electrode coupled to the third node N<b>3</b>, a second electrode coupled to the second supply voltage line VGL, and a gate electrode coupled to the second emission control clock line CLK_E<b>2</b>.</p><p id="p-0074" num="0073">The twelfth emission control transistor TE<b>12</b> may include a first electrode coupled to the fourth node N<b>4</b>, a second electrode coupled to an emission control start line FLM_E, and a gate electrode coupled to the second emission control clock line CLK_E<b>2</b>.</p><p id="p-0075" num="0074">The capacitor CE<b>1</b> may include a first electrode coupled to the first supply voltage line VGH, and a second electrode coupled to the first node N<b>1</b>.</p><p id="p-0076" num="0075">The capacitor CE<b>2</b> may include a first electrode coupled to the second electrode of the fourth emission control transistor TE<b>4</b>, and a second electrode coupled to the fifth node N<b>5</b>.</p><p id="p-0077" num="0076">The capacitor CE<b>3</b> may include a first electrode coupled to the second node N<b>2</b>, and a second electrode coupled to the first emission control clock line CLK_E<b>1</b>.</p><p id="p-0078" num="0077"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a diagram illustrating a structure of transistors in accordance with an embodiment of the present disclosure.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, in embodiments of the present disclosure, each element may be formed by patterning at least some of a structure in which a substrate SUB, a barrier layer L<b>1</b>, a barrier electrode layer L<b>2</b>, a buffer layer L<b>3</b>, an active layer L<b>4</b>, a gate insulating layer L<b>5</b>, a first gate electrode layer L<b>6</b>, a first insulating layer L<b>7</b>, a second gate electrode layer L<b>8</b>, a second insulating layer L<b>9</b>, and a source/drain electrode layer L<b>10</b> are successively stacked.</p><p id="p-0080" num="0079">The substrate SUB may be formed of various materials such as glass, a polymer, and metal. Any one of a rigid substrate and a flexile substrate may be selected as the substrate SUB depending on applications of products. In the case where the substrate SUB is formed to include polymer organic material, the substrate SUB may be made of material such as polystyrene, polyvinyl alcohol, polymethyl methacrylate, polyethersulfone, polyacrylate, polyetherimide, polyethylene naphthalate, polyethylene terephthalate, polyphenylene sulfide, polyarylate, polyimide, polycarbonate, triacetate cellulose, or cellulose acetate propionate. On the other hand, the substrate SUB may be formed of fiber glass reinforced plastic (FRP).</p><p id="p-0081" num="0080">The barrier layer L<b>1</b> and the buffer layer L<b>3</b> may be layers which are selectively formed to prevent impurities of the substrate SUB from being diffused into the active layer L<b>4</b> made of a semiconductor or prevent moisture from permeating the active layer L<b>4</b>. The barrier layer L<b>1</b> and the buffer layer L<b>3</b> may be formed of silicon nitride (SiNx), silicon oxide (SiOx), or silicon oxynitride (SiOxNy).</p><p id="p-0082" num="0081">The active layer L<b>4</b> may be a semiconductor layer. For example, the active layer L<b>4</b> may be formed of material such as poly silicon, amorphous silicon, an oxide semiconductor, or an organic semiconductor. The active layer L<b>4</b> may form a channel of each of the transistors TE<b>1</b> to TE<b>12</b>. A junction between the active layer L<b>4</b> and the source/drain electrode layer L<b>10</b> may be doped with impurities.</p><p id="p-0083" num="0082">The barrier electrode layer L<b>2</b>, the first gate electrode layer L<b>6</b>, the second gate electrode layer L<b>8</b>, and the source/drain electrode layer L<b>10</b> may be conductive layers. Each electrode layer may have a single-layer structure or a multi-layer structure and be formed using gold (Au), silver (Ag), aluminum (Al), molybdenum (Mo), chrome (Cr), titanium (Ti), nickel (Ni), neodymium (Nd), copper (Cu), platinum (Pt), etc.</p><p id="p-0084" num="0083">The barrier electrode layer L<b>2</b> is disposed between the barrier layer L<b>1</b> and the buffer layer L<b>3</b>. Particularly, the barrier electrode layer L<b>2</b> may be required as an electrode layer for forming a sub-gate electrode for elements to be described later herein.</p><p id="p-0085" num="0084">Furthermore, the first gate electrode layer L<b>6</b> may be required as an electrode layer for forming a gate electrode or a main gate electrode for elements to be described later herein. Hereinafter, the term &#x201c;gate electrode&#x201d; may refer to a main gate electrode unless it is specified as being a sub-gate electrode.</p><p id="p-0086" num="0085">The gate insulating layer L<b>5</b>, the first insulating layer L<b>7</b>, and the second insulating layer L<b>9</b> may be interposed to electrically separate the active layer L<b>4</b> and the electrode layers L<b>6</b>, L<b>8</b>, and L<b>10</b> from each other. Through a contact hole formed in each insulating layer L<b>5</b>, L<b>7</b>, L<b>9</b>, corresponding patterns may be coupled to each other. The insulating layers L<b>5</b>, L<b>7</b>, and L<b>9</b> may be formed of an organic insulating layer, an inorganic insulating layer, or an organic/inorganic insulating layer, and may have a single-layer structure or a multi-layer structure.</p><p id="p-0087" num="0086"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a diagram illustrating a layout of the emission control driver <b>50</b> in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0088" num="0087">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, there is illustrated a layout of an arbitrary emission control stage STEi of the emission control driver <b>50</b>.</p><p id="p-0089" num="0088">In <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the emission control stage STEi is illustrated using the barrier electrode layer L<b>2</b>, the active layer L<b>4</b>, the first gate layer L<b>6</b>, the second gate layer L<b>8</b>, and the source/drain electrode layer L<b>10</b>. For reference, the source/drain electrode layer L<b>10</b> is indicated by solid border lines. Contact holes formed to couple different electrode layers to each other are indicated by &#x201c;X&#x201d;-marked boxes.</p><p id="p-0090" num="0089">In the case of the transistors TE<b>1</b> to TE<b>12</b>, the channels may be formed of the active layer L<b>4</b>, the gate electrodes may be formed of the first gate electrode layer L<b>6</b>, and the first electrodes/the second electrodes may be formed of the source/drain electrode layer L<b>10</b>. However, depending on a doping degree of the active layer L<b>4</b>, there may be a portion which partially has characteristics of a conductor rather than a semiconductor. Furthermore, the first electrodes/second electrodes of the transistors TE<b>1</b> to TE<b>12</b> may be defined on the active layer L<b>4</b>.</p><p id="p-0091" num="0090">In the case of the capacitors CE<b>1</b> to CE<b>3</b>, the first electrodes/the second electrodes may be formed of the first gate electrode layer L<b>6</b>/the second gate electrode layer L<b>8</b>.</p><p id="p-0092" num="0091">In the present embodiment, the third emission control transistor TE<b>3</b> may include a main gate electrode formed of the first gate electrode layer L<b>6</b>, and a sub-gate electrode SE<b>3</b> formed of the barrier electrode layer L<b>2</b>. The sub-gate electrode SE<b>3</b> of the third emission control transistor TE<b>3</b> may be coupled to the main gate electrode through a contact hole passing through the buffer layer L<b>3</b>, the active layer L<b>4</b>, and the gate insulating layer L<b>5</b>.</p><p id="p-0093" num="0092"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a timing chart for explaining a method of driving the emission control driver <b>50</b> in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0094" num="0093">Hereinafter, a signal applied to the emission control start line FLM_E will be referred to as an emission control start signal. A signal applied to the first emission control clock line CLK_E<b>1</b> will be referred to as a first emission control clock signal. A signal applied to the second emission control clock line CLK_E<b>2</b> will be referred to as a second emission control clock signal. A signal applied to the first emission control line E<b>1</b> will be referred to as a first emission control signal. A signal applied to the second emission control line E<b>2</b> will be referred to as a second emission control signal. In <figref idref="DRAWINGS">FIG. <b>5</b></figref>, there is illustrated the voltage level of each signal. In the description with reference to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the voltage level of each signal will be described as being one of a low level and a high level.</p><p id="p-0095" num="0094">In <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a horizontal interval between vertical broken lines may refer to one horizontal period.</p><p id="p-0096" num="0095">At time t<b>1</b>, the voltage level of the second emission control clock signal is changed to a low level, the emission control start signal remains at a low level, and the first emission control clock signal remains at a high level.</p><p id="p-0097" num="0096">Hence, some emission control transistors TE<b>2</b>, TE<b>3</b>, TE<b>5</b>, TE<b>6</b>, TE<b>7</b>, TE<b>8</b>, TE<b>10</b>, TE<b>11</b>, and TE<b>12</b> are in a turned-on state, and the other emission control transistors TE<b>1</b>, TE<b>4</b>, and TE<b>9</b> are in a turned-off state. The second power voltage line VGL is coupled to the first emission control line E<b>1</b> through the turned-on second emission control transistor TE<b>2</b>. Therefore, the first emission control signal having a low level is applied to the first emission control line E<b>1</b>.</p><p id="p-0098" num="0097">Thereafter, if the voltage level of the second emission control clock signal is changed to a high level, the tenth emission control transistor TE<b>10</b> remains turned on due to the capacitor CE<b>3</b>, and the second emission control clock signal having the high level is applied to the third node N<b>3</b> and the fifth node N<b>5</b>.</p><p id="p-0099" num="0098">At time t<b>2</b>, the voltage level of the first emission control clock signal is changed to a low level, the emission control start signal remains at the low level, and the second emission control clock signal remains at the high level.</p><p id="p-0100" num="0099">Hence, some emission control transistors TE<b>2</b>, TE<b>3</b>, TE<b>4</b>, TE<b>6</b>, TE<b>7</b>, TE<b>9</b>, and TE<b>10</b> are in a turned-on state, and the other emission control transistors TE<b>1</b>, TE<b>5</b>, TE<b>8</b>, TE<b>11</b>, and TE<b>12</b> are in a turned-off state.</p><p id="p-0101" num="0100">Here, the second node N<b>2</b> is boosted to a level lower than the low level by capacitive coupling of the second node N<b>2</b> with the first emission control clock line CLK_E<b>1</b> through the capacitor CE<b>3</b>. Therefore, driving characteristics of the emission control transistors TE<b>2</b> and TE<b>3</b> may be enhanced.</p><p id="p-0102" num="0101">Here, since the fourth node N<b>4</b> is coupled to the second node N<b>2</b> through the seventh emission control transistor TE<b>7</b>, the effect of boosting on the fourth node N<b>4</b> may be limited, unlike that of the second node N<b>2</b>. Therefore, a voltage difference between the first electrode and the second electrode of the twelfth emission control transistor TE<b>12</b> is minimized, so that the driving characteristics of the twelfth emission control transistor TE<b>12</b> may be prevented from changing.</p><p id="p-0103" num="0102">At time t<b>3</b>, the voltage level of the emission control start signal is changed to a high level, the voltage level of the second emission control clock signal is changed to a low level, and the first emission control clock signal remains at the high level.</p><p id="p-0104" num="0103">Hence, some emission control transistors TE<b>5</b>, TE<b>6</b>, TE<b>7</b>, TE<b>8</b>, TE<b>11</b>, and TE<b>12</b> are in a turned-on state, and the other emission control transistors TE<b>1</b>, TE<b>2</b>, TE<b>3</b>, TE<b>4</b>, TE<b>9</b>, and TE<b>10</b> are in a turned-off state.</p><p id="p-0105" num="0104">In detail, since the emission control start signal having the high level is applied to the second node N<b>2</b> through the turned-on twelfth emission control transistor TE<b>12</b>, the second emission control transistor TE<b>2</b> is turned off. Furthermore, because the first node N<b>1</b> remains at the high level by the capacitor CE<b>1</b>, the first emission control transistor TE<b>1</b> is also turned off. Hence, the first emission control signal may remain at the low level by the first emission control line E<b>1</b> that floats.</p><p id="p-0106" num="0105">At time t<b>4</b>, the voltage level of the first emission control clock signal is changed to a low level, the emission control start signal remains at a high level, and the second emission control clock signal remains at the high level.</p><p id="p-0107" num="0106">Before time t<b>4</b>, the fifth emission control transistor TE<b>5</b> is already turned on by the capacitor CE<b>2</b>. At time t<b>4</b>, the fifth node N<b>5</b> may be boosted to a level lower than the low level by the first emission control clock signal the voltage level of which has been changed to the low level. Therefore, the eighth emission control transistor TE<b>8</b> may be improved in driving characteristics, and turned on. The ninth emission control transistor TE<b>9</b> is turned on by the first emission control clock signal. Therefore, the second node N<b>2</b> is coupled to the first supply voltage line VGH. Here, the first emission control clock signal having the low level is applied to the first node N<b>1</b> through the emission control transistors TE<b>5</b> and TE<b>4</b>, so that the first emission control transistor TE<b>1</b> is turned on. Thereby, the first emission control line E<b>1</b> is coupled to the first supply voltage line VGH, and the first emission control signal has a high level.</p><p id="p-0108" num="0107">Here, since the third node N<b>3</b> is coupled to the fifth node N<b>5</b> through the sixth emission control transistor TE<b>6</b>, the effect of boosting on the third node N<b>3</b> may be limited, unlike that of the fifth node N<b>5</b>. Therefore, a voltage difference between the first electrode and the second electrode of the tenth emission control transistor TE<b>10</b> is minimized, so that the driving characteristics of the tenth emission control transistor TE<b>10</b> may be prevented from changing.</p><p id="p-0109" num="0108">At time t<b>5</b>, the voltage level of the emission control start signal is changed to a low level, the voltage level of the second emission control clock signal is changed to a low level, and the first emission control clock signal remains at the high level.</p><p id="p-0110" num="0109">Therefore, the emission transistors TE<b>12</b>, TE<b>7</b>, and TE<b>2</b> are turned on, and the second supply voltage line VGL is coupled to the first emission control line E<b>1</b>, so that the first emission control signal having the low level is outputted.</p><p id="p-0111" num="0110"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a diagram for explaining a leakage current reducing effect using a sub-gate electrode in accordance with an embodiment of the present disclosure.</p><p id="p-0112" num="0111">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, there is illustrated a graph showing actually measured IDS current (current flowing from a drain electrode to a source electrode) as a function of a V<sub>GS </sub>voltage (a potential difference between a gate electrode and a source electrode) of the third emission control transistors included in the emission control stages of the emission control driver <b>50</b>.</p><p id="p-0113" num="0112">The actual measurement graph of <figref idref="DRAWINGS">FIG. <b>6</b></figref> may be data measured to determine cause of a flicker phenomenon which occurs at low temperatures. As a result of the measurement, it has been determined that most third emission control transistors TE<b>3</b>_n are normal, but some third emission control transistors TE<b>3</b>_d have defective driving characteristics. Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, it can be checked that VTH (threshold voltage) of a defective third emission control transistor TE<b>3</b>_d is shifted by 2 V in a positive direction as compared to that of the normal third emission control transistors TE<b>3</b>_n. In this case, the defective third emission control transistor TE<b>3</b>_d has a defective turned-off state, unlike that of the normal case, so that leakage current flows even when it is turned off.</p><p id="p-0114" num="0113">To overcome the foregoing problem, in the embodiment of <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>, the third emission control transistor TE<b>3</b>_d further includes the sub-gate electrode SE<b>3</b> provided under the active layer L<b>4</b> so that a voltage having a turn-off level is also applied from the second node N<b>2</b> to the third emission control transistor TE<b>3</b>_d through the sub-gate electrode SE<b>3</b>, whereby even when the third emission control transistor TE<b>3</b>_d is defective, the amount of leakage current may be reduced. Consequently, the flicker phenomenon may be prevented from occurring.</p><p id="p-0115" num="0114"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a diagram illustrating an emission control driver <b>50</b>&#x2032; in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>8</b></figref> is a diagram illustrating a layout of the emission control driver <b>50</b>&#x2032; in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0116" num="0115">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the emission control driver <b>50</b>&#x2032; in accordance with the present embodiment may include emission control stages STE<b>1</b>&#x2032;, STE<b>2</b>&#x2032;, . . . .</p><p id="p-0117" num="0116">In the embodiment of <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref>, a sub-gate electrode SE<b>3</b>&#x2032; of a third emission control transistor TE<b>3</b>&#x2032; is coupled to the first supply voltage line VGH.</p><p id="p-0118" num="0117">Since a first supply voltage corresponding to a turn-off level is applied through the sub-gate electrode SE<b>3</b>&#x2032;, a leakage current reducing effect may be obtained even when the third emission control transistor TE<b>3</b>&#x2032; is defective. Here, depending on products, the area of the sub-gate electrode SE<b>3</b>&#x2032; may be set to an appropriate value, whereby the third emission control transistor TE<b>3</b>&#x2032; may be prevented from being always turned off.</p><p id="p-0119" num="0118">The general configuration and driving method of the emission control driver <b>50</b>&#x2032; in accordance with the embodiment of <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref> are substantially the same as those of the emission control driver <b>50</b> of the embodiment of <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>4</b></figref>; therefore, repetitive explanation will be omitted.</p><p id="p-0120" num="0119"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a diagram illustrating an emission control driver <b>50</b>&#x2033; in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>10</b></figref> is a diagram illustrating a layout of the emission control driver <b>50</b>&#x2033; in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0121" num="0120">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the emission control driver <b>50</b>&#x2033; in accordance with the present embodiment may include emission control stages STE<b>1</b>&#x2033;, STE<b>2</b>&#x2033;, . . . .</p><p id="p-0122" num="0121">In the embodiment of <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>, a first emission control transistor TE<b>1</b>&#x2033; includes a sub-gate electrode SE<b>1</b>&#x2033;, and a second emission control transistor TE<b>2</b>&#x2033; includes a sub-gate electrode SE<b>2</b>&#x2033;. Here, the sub-gate electrode SE<b>1</b>&#x2033; of the first emission control transistor TE<b>1</b>&#x2033; may be coupled to a main gate electrode of the first emission control transistor TE<b>1</b>&#x2033;. In addition, the sub-gate electrode SE<b>2</b>&#x2033; of the second emission control transistor TE<b>2</b>&#x2033; may be coupled to a main gate electrode of the second emission control transistor TE<b>2</b>&#x2033;. A stacked structure of the layout of <figref idref="DRAWINGS">FIG. <b>10</b></figref> will be more clearly understood with reference also to <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0123" num="0122">In the present embodiment, a first supply voltage is applied from the first supply voltage line VGH to the first emission control line E<b>1</b> directly via the first emission control transistor TE<b>1</b>&#x2033;. A second supply voltage is applied from the second supply voltage line VGL to the first emission control line E<b>1</b> directly via the second emission control transistor TE<b>2</b>&#x2033;. Usually, the first and second emission control transistors TE<b>1</b>&#x2033; and TE<b>2</b>&#x2033; are buffer transistors designed such that a width/length ratio of a channel is comparatively high to make it possible to process a large amount of current.</p><p id="p-0124" num="0123">It has been determined that, because the first and second emission control transistors TE<b>1</b>&#x2033; and TE<b>2</b>&#x2033; respectively include the sub-gate electrodes SE<b>1</b>&#x2033; and SE<b>2</b>&#x2033;, the same performance as a conventional emission control transistor can be obtained despite a width/length ratio of a channel is low which enables a reduction in area occupied by the emission control transistor. Therefore, in the case where the first and second emission control transistors TE<b>1</b>&#x2033; and TE<b>2</b>&#x2033; are designed in the same manner as that of the embodiment of <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>, a dead space reducing effect may be obtained. In other words, the area of the plurality of pixels <b>20</b> corresponding to a display region may be increased, while the areas of line regions and the driving regions <b>31</b>, <b>40</b>, and <b>50</b> that correspond to a non-display region may be reduced.</p><p id="p-0125" num="0124"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a diagram illustrating a scan driver <b>40</b> in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>12</b></figref> is a diagram illustrating a layout of the scan driver <b>40</b> in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0126" num="0125">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the scan driver <b>40</b> in accordance with the present embodiment may include scan stages STS<b>0</b>, STS<b>1</b>, . . . .</p><p id="p-0127" num="0126">Each of the scan stages STS<b>0</b>, STS<b>1</b>, . . . may be configured in the form of a shift register in which a current scan stage outputs a current scan signal based on a preceding scan signal outputted from a preceding scan stage. However, the first scan stage STS<b>0</b> may receive a scan start signal and operate based on the scan start signal because it cannot receive a preceding scan signal.</p><p id="p-0128" num="0127">Each of the scan stages STS<b>0</b>, STS<b>1</b>, . . . may be coupled to a first scan clock line CLK_S<b>1</b>, a second scan clock line CLK_S<b>2</b>, a first supply voltage line VGH, and a second supply voltage line VGL. The first scan clock line CLK_S<b>1</b> and the second scan clock line CLK_S<b>2</b> may be sequentially alternately coupled to the scan stages STS<b>0</b>, STS<b>1</b>, . . . . Each of the scan stages STS<b>0</b>, STS<b>1</b>, . . . may selectively couple the first supply voltage line VGH or the corresponding scan clock line CLK_S<b>1</b> or CLK_S<b>2</b> to the corresponding scan line S<b>0</b>, S<b>1</b>, . . . .</p><p id="p-0129" num="0128">The internal configurations of the scan stages STS<b>0</b>, STS<b>1</b>, . . . are substantially the same as each other; therefore, hereinafter, the first scan stage STS<b>0</b> will be described as a current scan stage by way of example.</p><p id="p-0130" num="0129">The first scan stage STS<b>0</b> may include scan transistors TS<b>1</b>, TS<b>2</b>, TS<b>3</b>, TS<b>4</b>, TS<b>5</b>, TS<b>6</b>, TS<b>7</b>, and TS<b>8</b> and capacitors CS<b>1</b> and CS<b>2</b>.</p><p id="p-0131" num="0130">The first scan transistor TS<b>1</b> may include a first electrode coupled to the first supply voltage line VGH, a second electrode coupled to the scan line S<b>0</b>, a main gate electrode coupled to a second electrode of the capacitor CS<b>1</b>, and a sub-gate electrode SS<b>1</b> coupled to the main gate electrode.</p><p id="p-0132" num="0131">The second scan transistor TS<b>2</b> may include a first electrode coupled to the scan line S<b>0</b>, a second electrode coupled to the first scan clock line CLK_S<b>1</b>, a main gate electrode coupled to a second electrode of the capacitor CS<b>2</b>, and a sub-gate electrode SS<b>2</b> coupled to the main gate electrode.</p><p id="p-0133" num="0132">The third scan transistor TS<b>3</b> may include a first electrode coupled to the main gate electrode of the first scan transistor TS<b>1</b>, a second electrode coupled to the second scan clock line CLK_S<b>2</b>, and a gate electrode coupled to a first electrode of the eighth scan transistor TS<b>8</b>.</p><p id="p-0134" num="0133">The fourth scan transistor TS<b>4</b> may include a first electrode coupled to the main gate electrode of the second scan transistor TS<b>2</b>, a second electrode coupled to the first electrode of the eighth scan transistor TS<b>8</b>, and a gate electrode coupled to the second supply voltage line VGL.</p><p id="p-0135" num="0134">The fifth scan transistor TS<b>5</b> may include a first electrode coupled to the main gate electrode of the first scan transistor TS<b>1</b>, a second electrode coupled to the second supply voltage line VGL, and a gate electrode coupled to the second scan clock line CLK_S<b>2</b>.</p><p id="p-0136" num="0135">The sixth scan transistor TS<b>6</b> may include a first electrode coupled to the first supply voltage line VGH, a second electrode coupled to a first electrode of the seventh scan transistor TS<b>7</b>, and a gate electrode coupled to the main gate electrode of the first scan transistor TS<b>1</b>.</p><p id="p-0137" num="0136">The seventh scan transistor TS<b>7</b> may include the first electrode coupled to the second electrode of the sixth scan transistor TS<b>6</b>, a second electrode coupled to the first electrode of the eighth scan transistor TS<b>8</b>, and a gate electrode coupled to the first scan clock line CLK_S<b>1</b>.</p><p id="p-0138" num="0137">The eighth scan transistor TS<b>8</b> may include the first electrode coupled to the second electrode of the fourth scan transistor TS<b>4</b>, a second electrode coupled to a scan start line FLM_S, and a gate electrode coupled to the second scan clock line CLK_S<b>2</b>.</p><p id="p-0139" num="0138">The capacitor CS<b>1</b> may include a first electrode coupled to the first supply voltage line VGH, and the second electrode coupled to the main gate electrode and the sub-gate electrode SS<b>1</b> of the first scan transistor TS<b>1</b>.</p><p id="p-0140" num="0139">The capacitor CS<b>2</b> may include a first electrode coupled to the scan line S<b>0</b>, and the second electrode coupled to the main gate electrode and the sub-gate electrode SS<b>2</b> of the second scan transistor TS<b>2</b>.</p><p id="p-0141" num="0140">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, there is illustrated a layout of an arbitrary scan stage STSi. A stacked structure of the layout of <figref idref="DRAWINGS">FIG. <b>12</b></figref> will be more clearly understood with reference also to <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0142" num="0141">In the embodiment of <figref idref="DRAWINGS">FIGS. <b>11</b> and <b>12</b></figref>, the first and second scan transistors TS<b>1</b> and TS<b>2</b> correspond to buffer transistors. Therefore, as described with reference to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, a dead space reducing effect may be obtained by providing the sub-gate electrodes SS<b>1</b> and SS<b>2</b>. In other words, the area of the plurality or pixels <b>20</b> corresponding to a display region may be increased, while the areas of the line regions and the driving regions <b>31</b>, <b>40</b>, and <b>50</b> that correspond to a non-display region may be reduced.</p><p id="p-0143" num="0142"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a diagram for explaining a method of driving the scan driver in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0144" num="0143">Hereinafter, a signal applied to the scan start line FLM_S will be referred to as a scan start signal. A signal applied to the first scan clock line CLK_S<b>1</b> will be referred to as a first scan clock signal. A signal applied to the second scan clock line CLK_S<b>2</b> will be referred to as a second scan clock signal. A signal applied to the current scan line S<b>0</b> will be referred to as a current scan signal. A signal applied to a subsequent scan line S<b>1</b> will be referred to a subsequent scan signal. In <figref idref="DRAWINGS">FIG. <b>13</b></figref>, there is illustrated the voltage level of each signal. In the description with reference to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the voltage level of each signal will be described as being one of a low level and a high level.</p><p id="p-0145" num="0144">Times t<b>6</b> to t<b>11</b> of <figref idref="DRAWINGS">FIG. <b>13</b></figref> have no continuity with times t<b>1</b> to t<b>5</b> of <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0146" num="0145">At time t<b>6</b>, the voltage level of the scan start signal is changed to a low level, the voltage level of the first scan clock signal is changed to a high level, and the second scan clock signal remains at a high level.</p><p id="p-0147" num="0146">Hence, the scan transistors TS<b>1</b>, TS<b>4</b>, and TS<b>6</b> are in a turned-on state, and the scan transistors TS<b>2</b>, TS<b>3</b>, TS<b>5</b>, TS<b>7</b>, and TS<b>8</b> are in a turned-off state. Although the voltage level of the scan start signal has been changed to the low level, it does not affect the voltage level of the current scan line S<b>0</b> because the eighth scan transistor TS<b>8</b> is in the turned-off state.</p><p id="p-0148" num="0147">At a point in time close to time t<b>7</b>, a falling pulse occurs in the second scan clock signal.</p><p id="p-0149" num="0148">Here, because the scan start signal is at a low level, the scan transistors TS<b>1</b>, TS<b>2</b>, TS<b>3</b>, TS<b>4</b>, TS<b>5</b>, TS<b>6</b> and TS<b>8</b> is in a turned-on state, and the seventh scan transistor TS<b>7</b> is in a turned-off state. Consequently, the first scan clock signal having the high level and the first supply voltage having the high level are simultaneously applied to the current scan line S<b>0</b>, so that the current scan signal remains at the high level.</p><p id="p-0150" num="0149">Here, a voltage capable of keeping the second scan capacitor TS<b>2</b> turned on is charged into the capacitor CS<b>2</b>.</p><p id="p-0151" num="0150">At a point in time close to time t<b>8</b>, a falling pulse occurs in the first scan clock signal.</p><p id="p-0152" num="0151">Here, since the second scan transistor TS<b>2</b> remains turned on by the capacitor CS<b>2</b>, the falling pulse of the first scan clock signal is applied to the scan line S<b>0</b>. Thus, the current scan signal has a falling pulse at the point in time close to time t<b>8</b>.</p><p id="p-0153" num="0152">Here, a boosting voltage having a level lower than the low level is applied to the main gate electrode and the sub-gate electrode of the second scan transistor TS<b>2</b> by the capacitor CS<b>2</b>. Hence, the driving characteristics of the second scan transistor TS<b>2</b> may be enhanced.</p><p id="p-0154" num="0153">Furthermore, here, the scan transistors TS<b>8</b>, TS<b>4</b>, and TS<b>2</b> of the subsequent scan stage STS<b>1</b> are turned on, and a voltage capable of keeping the second scan transistor TS<b>2</b> of the subsequent scan stage STS<b>1</b> turned on is charged into the capacitor CS<b>2</b> of the subsequent scan stage STS<b>1</b>.</p><p id="p-0155" num="0154">At a point in time close to time t<b>9</b>, a falling pulse occurs in the second scan clock signal. In the subsequent scan stage STS<b>1</b>, the falling pulse of the second scan clock signal is applied to the subsequent scan line S<b>1</b> by the second scan transistor TS<b>2</b> that remains turned on. Thus, the subsequent scan signal has a falling pulse at the point in time close to time t<b>9</b>.</p><p id="p-0156" num="0155">At a point in time close to time t<b>10</b>, a falling pulse occurs in the second scan clock signal, and the scan start signal FML_S remains at the low level. Hence, the subsequent scan signal has a falling pulse at the point in time close to time t<b>10</b>, in a manner similar to that of time t<b>9</b>.</p><p id="p-0157" num="0156">At a point in time close to time t<b>11</b>, a falling pulse occurs in the first scan clock signal.</p><p id="p-0158" num="0157">Here, although the scan start signal is at the high level, the eighth scan transistor TS<b>8</b> is in the turned-off state. Thus, the second scan transistor TS<b>2</b> remains turned on. Hence, the current scan signal has a falling pulse at the point in time close to time t<b>11</b>.</p><p id="p-0159" num="0158">At a point in time after this, the scan start signal having the high level is reflected in the scan state STS<b>0</b>, so that the current scan signal remains at the high level.</p><p id="p-0160" num="0159">In the present embodiment, there has been described the case where each scan signal has three falling pulses, but each scan signal may have two or less falling pulses or four or more falling pulses by adjusting the time for which the scan start signal FLMS_S remains at the low level.</p><p id="p-0161" num="0160">Hereinafter, for the sake of description, the case where each scan signal has one falling pulse will be explained by way of example.</p><p id="p-0162" num="0161"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a diagram illustrating the demux <b>31</b> in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>15</b></figref> is a diagram illustrating a layout of the demux <b>31</b> in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>14</b></figref>. A stacked structure of the layout of <figref idref="DRAWINGS">FIG. <b>15</b></figref> will be more clearly understood with reference also to <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0163" num="0162">The demux <b>31</b> in accordance with the present embodiment may include first demux transistors TD<b>1</b> and second demux transistors TD<b>2</b>.</p><p id="p-0164" num="0163">Each of the first demux transistors TD<b>1</b> includes a first electrode coupled to a corresponding data supply line D<b>12</b>, D<b>34</b>, . . . , a second electrode coupled to a corresponding odd-number-th data line D<b>1</b>, D<b>3</b>, . . . , and a main gate electrode and a sub-gate electrode SD<b>1</b> which are coupled to a first select control line CLO.</p><p id="p-0165" num="0164">Each of the second demux transistors TD<b>2</b> includes a first electrode coupled to a corresponding data supply line D<b>12</b>, D<b>34</b>, . . . , a second electrode coupled to a corresponding even-number-th data line D<b>2</b>, D<b>4</b>, . . . , and a main gate electrode and a sub-gate electrode SD<b>2</b> which are coupled to a second select control line CLE.</p><p id="p-0166" num="0165">In the embodiment of <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, because the demux transistors TD<b>1</b> and TD<b>2</b> may include the sub-gate electrodes SD<b>1</b> and SD<b>2</b>, a dead space reducing effect may be obtained in a manner similar to that of the preceding embodiments. In other words, the area of the plurality of pixels <b>20</b> corresponding to a display region may be increased, while the areas of line regions and the driving regions <b>31</b>, <b>40</b>, and <b>50</b> that correspond to a non-display region may be reduced.</p><p id="p-0167" num="0166"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a diagram for explaining a method of driving the demux <b>31</b> in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0168" num="0167">Hereinafter, a signal applied to the scan line Si will be referred to as a scan signal. A signal applied to the first select control line CLO will be referred to as a first select control signal. A signal applied to the second select control line CLE will be referred to as a second select control signal. A signal applied to the data supply line D<b>12</b> will be referred to as a data supply signal.</p><p id="p-0169" num="0168">In <figref idref="DRAWINGS">FIG. <b>16</b></figref>, an interval between time t<b>12</b> and time t<b>13</b> may refer to one horizontal period. Times t<b>12</b> to t<b>13</b> of <figref idref="DRAWINGS">FIG. <b>16</b></figref> have no continuity with times t<b>1</b> to t<b>11</b> of <figref idref="DRAWINGS">FIGS. <b>5</b> and <b>13</b></figref>.</p><p id="p-0170" num="0169">Hereinafter, for the sake of description, the operation of only the demux transistors TD<b>1</b> and TD<b>2</b> pertaining to the first data line D<b>1</b> and the second data line D<b>2</b> will be explained. The demux <b>31</b> may couple the data supply line D<b>12</b> to one of the first data line D<b>1</b> and the second data line D<b>2</b>.</p><p id="p-0171" num="0170">When the scan signal remains at a high level, a first select scan signal having a low level is applied so that the first demux transistor TD<b>1</b> is turned on. Here, because the second select scan signal is in a high level, the second demux transistor TD<b>2</b> is in a turned-off state. Therefore, the data supply line D<b>12</b> and the first data line D<b>1</b> are coupled with each other, so that the data supply signal is supplied to the first data line D<b>1</b>. In an embodiment, the first data line D<b>1</b> may be coupled with a first data storage capacitor. The first data storage capacitor may store the supplied data supply signal.</p><p id="p-0172" num="0171">Subsequently, the second select scan signal having a low level is applied so that the second demux transistor TD<b>2</b> is turned on. Here, because the first select scan signal is in a high level, the first demux transistor TD<b>1</b> is in a turned-off state. Therefore, the data supply line D<b>12</b> and the second data line D<b>2</b> are coupled with each other, so that the data supply signal is supplied to the second data line D<b>2</b>. Here, while the second select scan signal remains at a low level, the voltage level of the scan signal may be changed to the low level. Hence, the data supply signal supplied to the second data line D<b>2</b> may be directly applied to a second pixel as a data voltage. Thus, there may be no need for the second data line D<b>2</b> to have a second data storage capacitor. In some embodiments, the second data line D<b>2</b> may include the second data storage capacitor.</p><p id="p-0173" num="0172">When the voltage level of the scan signal is changed to the low level, the data supply signal that has been stored in the first data storage capacitor may be supplied to a first pixel as a first data voltage.</p><p id="p-0174" num="0173"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a diagram illustrating a pixel PXij in accordance with an embodiment of the present disclosure.</p><p id="p-0175" num="0174">Referring to <figref idref="DRAWINGS">FIG. <b>17</b></figref>, the pixel PXij may include transistors M<b>1</b>, M<b>2</b>, M<b>3</b>, M<b>4</b>, M<b>5</b>, M<b>6</b>, and M<b>7</b>, a storage capacitor Cst<b>1</b>, and an organic light-emitting diode OLED<b>1</b>.</p><p id="p-0176" num="0175">The storage capacitor Cst<b>1</b> may include a first electrode coupled to a first driving voltage line ELVDD, and a second electrode coupled to a gate electrode of the transistor M<b>1</b>.</p><p id="p-0177" num="0176">The transistor M<b>1</b> may include a first electrode coupled to a second electrode of the transistor M<b>5</b>, a second electrode coupled to a first electrode of the transistor M<b>6</b>, and a gate electrode coupled to the second electrode of the storage capacitor Cst<b>1</b>. The transistor M<b>1</b> may be referred to as a driving transistor. The transistor M<b>1</b> may determine the amount of driving current flowing between the first driving voltage line ELVDD and a second driving voltage line ELVSS.</p><p id="p-0178" num="0177">The transistor M<b>2</b> may include a first electrode coupled to the data line Dj, a second electrode coupled to the first electrode of the transistor M<b>1</b>, and a gate electrode coupled to the current scan line Si. The transistor M<b>2</b> may be referred to as a switching transistor. When a scan signal having a turn-on level is applied to the current scan line Si, the transistor M<b>2</b> applies the data voltage of the data line Dj to the pixel PXij.</p><p id="p-0179" num="0178">The transistor M<b>3</b> may include a first electrode coupled to the second electrode of the transistor M<b>1</b>, a second electrode coupled to the gate electrode of the transistor M<b>1</b>, and a gate electrode coupled to the current scan line Si. When a scan signal having a turn-on level is applied to the current scan line Si, the transistor M<b>3</b> may couple the first transistor M<b>1</b> in the form of a diode.</p><p id="p-0180" num="0179">The transistor M<b>4</b> may include a first electrode coupled to the gate electrode of the transistor M<b>1</b>, a second electrode coupled to an initialization voltage line VINT, and a gate electrode coupled to a preceding scan line S(i&#x2212;1). In an embodiment, the gate electrode of the transistor M<b>4</b> may be coupled to other scan lines. When a scan signal having a turn-on level is applied to the preceding scan line S(i&#x2212;1), the transistor M<b>4</b> may transmit the initialization voltage VINT to the gate electrode of the transistor M<b>1</b>, thus initializing the amount of electric charges of the gate electrode of the transistor M<b>1</b>.</p><p id="p-0181" num="0180">The transistor M<b>5</b> may include a first electrode coupled to the first driving voltage line ELVDD, the second electrode coupled to the first electrode of the transistor M<b>1</b>, and a gate electrode coupled to an emission control line Ei. The transistor M<b>6</b> may include the first electrode coupled to the second electrode of the transistor M<b>1</b>, a second electrode coupled to an anode of the organic light-emitting diode OLED<b>1</b>, and a gate electrode coupled to the emission control line Ei. When an emission control signal having a turn-on level is applied, the transistors M<b>5</b> and M<b>6</b> may form a driving current path between the first driving voltage line ELVDD and the second driving voltage line ELVSS so that the organic light-emitting diode OLED<b>1</b> emits light.</p><p id="p-0182" num="0181">The transistor M<b>7</b> may include a first electrode coupled to the anode of the organic light-emitting diode OLED<b>1</b>, a second electrode coupled to the initialization voltage line VINT, and a gate electrode coupled to the current scan line Si. In an embodiment, the gate electrode of the transistor M<b>7</b> may be coupled to other scan lines. When a scan signal having a turn-on level is applied to the current scan line Si, the transistor M<b>7</b> may transmit the initialization voltage VINT to the anode of the organic light-emitting diode OLED<b>1</b>, thus initializing the amount of electric charges accumulated in the organic light-emitting diode OLED<b>1</b>.</p><p id="p-0183" num="0182">The organic light-emitting diode OLED<b>1</b> may include the anode coupled to the second electrode of the transistor M<b>6</b>, and a cathode coupled to the second driving voltage line ELVSS.</p><p id="p-0184" num="0183"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a diagram for explaining a method of driving a pixel PXij in accordance with the embodiment of <figref idref="DRAWINGS">FIG. <b>17</b></figref>.</p><p id="p-0185" num="0184">Times t<b>14</b> to t<b>16</b> of <figref idref="DRAWINGS">FIG. <b>18</b></figref> have no continuity with times t<b>1</b> to t<b>13</b> of <figref idref="DRAWINGS">FIGS. <b>5</b>, <b>13</b>, and <b>16</b></figref>. Each of a period t<b>14</b> to t<b>15</b> and a period t<b>15</b> to t<b>16</b> may correspond to one horizontal period. In <figref idref="DRAWINGS">FIG. <b>18</b></figref>, illustration of widths of a data signal, a scan signal, and an emission control signal is simplified for the sake of explanation of the operation of the pixel PXij. The actual widths of the data signal, the scan signal, and the emission control signal of <figref idref="DRAWINGS">FIG. <b>18</b></figref> may be further reduced or increased.</p><p id="p-0186" num="0185">During the period t<b>14</b> to t<b>15</b>, a data voltage DATA(i&#x2212;1)j for a preceding pixel row is applied to the data line Dj, and a scan signal having a turn-on level (low level) is applied to a preceding scan line S(i&#x2212;1).</p><p id="p-0187" num="0186">Because a scan signal having a turn-off level (high level) is applied to the current scan line Si, the transistor M<b>2</b> is in the turned-off state, and the data voltage for the preceding pixel row DATA(i&#x2212;1)j is prevented from being applied to the pixel PXij.</p><p id="p-0188" num="0187">Here, since the transistor M<b>4</b> is turned on, the initialization voltage is applied to the gate electrode of the transistor M<b>1</b> so that the amount of electric charges thereof is initialized. Since an emission control signal having a turn-off level is applied to the emission control line Ei, the transistors M<b>5</b> and M<b>6</b> are turned off, so that the organic light-emitting diode OLED<b>1</b> may be prevented from unnecessarily emitting light during the process of applying the initialization voltage VINT.</p><p id="p-0189" num="0188">During the period t<b>15</b> to t<b>16</b>, a data voltage DATAij for a current pixel row is applied to the data line Dj, and a scan signal having a turn-on level is applied to the current scan line Si. Thus, the transistors M<b>2</b>, M<b>3</b>, and M<b>7</b> are turned on, and the data line Dj and the first electrode of the transistor M<b>1</b> are electrically connected to each other. Hence, the data voltage DATAij is applied to the second electrode of the storage capacitor Cst<b>1</b>, and the storage capacitor Cst<b>1</b> accumulates the amount of electric charges corresponding to a difference between the voltage of the first driving voltage line ELVDD and the data voltage DATAij.</p><p id="p-0190" num="0189">Here, since the transistor M<b>7</b> is in the turned-on state, the initialization voltage VINT is applied to the anode of the organic light-emitting diode OLED<b>1</b>, and the organic light-emitting diode OLED<b>1</b> is initialized or precharged to the amount of electric charges corresponding to a difference between the initialization voltage and the voltage of the second driving voltage line ELVSS.</p><p id="p-0191" num="0190">After time t<b>16</b>, an emission control signal having a turn-on level is applied to the emission control line Ei, so that the transistors M<b>5</b> and M<b>6</b> are turned on, and driving current flows to the organic light-emitting diode OLED<b>1</b> while the amount of driving current flowing through the transistor M<b>1</b> is adjusted depending on the amount of electric charges accumulated in the storage capacitor Cst<b>1</b>. The organic light-emitting diode OLED<b>1</b> emits light until an emission control signal having a turn-off level is applied to the emission control line Ei.</p><p id="p-0192" num="0191">As described above, various embodiments of the present disclosure may provide a display device using a sub-gate electrode, thus preventing current leakage, and reducing a dead space.</p><p id="p-0193" num="0192">Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the present application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present disclosure as set forth in the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A display device comprising:<claim-text>a first pixel coupled to a first data line;</claim-text><claim-text>a second pixel coupled to a second data line; and</claim-text><claim-text>a demux configured to couple a data supply line to either the first data line or the second data line,</claim-text><claim-text>wherein the demux comprises:</claim-text><claim-text>a first demux transistor including a first electrode coupled to the data supply line, a second electrode coupled to the first data line, and a main gate electrode and a sub-gate electrode coupled to a first select control line, and</claim-text><claim-text>a second demux transistor including a first electrode coupled to the data supply line, a second electrode coupled to the second data line, and a main gate electrode and a sub-gate electrode coupled to a second select control line.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The display device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the main gate electrode of the first demux transistor and the main gate electrode of the second demux transistor are disposed over the active layer, and the sub-gate electrode of the first demux transistor and the sub-gate electrode of the second demux transistor are disposed under the active layer.</claim-text></claim></claims></us-patent-application>