
## ğŸ“¡ UART Controller â€“ RTL Design (Verilog HDL)

---

ğŸ“Œ Project Overview
* This repository contains the RTL design and verification of a UART (Universal Asynchronous Receiver Transmitter) implemented using Verilog HDL.
* The design demonstrates reliable parallel-to-serial transmission and serial-to-parallel reception using asynchronous communication.
* This project was developed as a first industry-oriented VLSI RTL project and verified using Synopsys VCS and DVE.

---

ğŸ¯ Key Objectives
* Understand UART protocol fundamentals
* Design UART TX and RX at RTL level
* Implement baud rateâ€“based timing control
* Verify functionality through waveform analysis
* Gain hands-on experience with Synopsys tools

âš™ï¸ UART Specifications
* Communication Type: Asynchronous serial
* Data Width: 8 bits
* Frame Format: 1 Start bit, 8 Data bits, 1 Stop bit
* Bit Order: LSB first
* Error Handling: Not included (ideal conditions)

ğŸ§± Architecture Overview
The UART controller consists of the following blocks:
* Baud Rate Generator â€“ Generates timing tick for UART operation
* UART Transmitter (TX) â€“ Converts parallel data to serial format
* UART Receiver (RX) â€“ Converts serial data back to parallel format
* Top Module â€“ Integrates all UART sub-blocks
* Testbench â€“ Verifies TXâ€“RX loopback functionality

ğŸ—‚ï¸ Project Directory Structure
UART_Controller/
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ uart.v                  # Top module
â”‚   â”œâ”€â”€ baud_rate_generator.v   # Baud rate generator
â”‚   â”œâ”€â”€ uart_tx.v               # UART transmitter
â”‚   â””â”€â”€ uart_rx.v               # UART receiver
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ uart_tb.v               # Testbench
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ waveforms/              # Simulation waveforms
â”‚   â””â”€â”€ diagrams/               # Block / schematic diagrams
â”‚
â””â”€â”€ README.md

ğŸ“Š Simulation & Verification
* Simulator: Synopsys VCS
* Waveform Viewer: Synopsys DVE
* Verification Method: TX â†’ RX loopback

Test Case:
Transmitted Data: 8'hA5
Received Data: 8'hA5
âœ” Correct start bit detection
âœ” LSB-first transmission
âœ” Accurate serial-to-parallel reconstruction

ğŸ”— View Results:
ğŸ“ˆ Waveforms (DVE Screenshots):
ğŸ‘‰ Click here to view waveforms
ğŸ§© UART Block / Schematic Diagram:
ğŸ‘‰ Click here to view diagrams


ğŸ§‘â€ğŸ’» RTL Implementation
ğŸ”¹ Top Module â€“ uart.v


ğŸ”¹ Baud Rate Generator â€“ baud_rate_generator.v


ğŸ”¹ UART Transmitter â€“ uart_tx.v
  
ğŸ”¹ UART Receiver â€“ uart_rx.v


ğŸ”¹ Testbench â€“ uart_tb.v

ğŸ§  Learning Outcomes
*UART protocol understanding
*Parallel vs serial data handling
*RTL design using Verilog HDL
*Timing-based sampling concepts
*Professional simulation workflow with Synopsys tools

ğŸš€ Future Enhancements
*Parity bit support
*Configurable baud rates
*FIFO buffering
*Error detection and framing error flags

ğŸ‘¨â€ğŸ’» Author
Kowshin
ECE Student | Aspiring VLSI Engineer
RTL Design | Verilog HDL | UART | Synopsys
