<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>FPGA学习（三） | 侯同学</title><meta name="keywords" content="FPGA"><meta name="author" content="侯同学"><meta name="copyright" content="侯同学"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="UART">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA学习（三）">
<meta property="og:url" content="http://houshixiong.github.io/2022/10/19/UART/index.html">
<meta property="og:site_name" content="侯同学">
<meta property="og:description" content="UART">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://houshixiong.github.io/img/FPGA.jpg">
<meta property="article:published_time" content="2022-10-19T09:56:16.000Z">
<meta property="article:modified_time" content="2022-10-21T09:10:35.650Z">
<meta property="article:author" content="侯同学">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://houshixiong.github.io/img/FPGA.jpg"><link rel="shortcut icon" href="/./img/%E6%A0%91%E6%A1%A9.png"><link rel="canonical" href="http://houshixiong.github.io/2022/10/19/UART/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":"fales","highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA学习（三）',
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2022-10-21 17:10:35'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/./img/hututu.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">11</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/./img/FPGA.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">侯同学</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA学习（三）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="fa-fw post-meta-icon far fa-calendar-alt"></i><span class="post-meta-label">发表于</span><time datetime="2022-10-19T09:56:16.000Z" title="发表于 2022-10-19 17:56:16">2022-10-19</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%88%91%E4%BB%AC%E9%83%BD%E6%9C%89%E5%85%89%E6%98%8E%E7%9A%84%E6%9C%AA%E6%9D%A5/">我们都有光明的未来</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA学习（三）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="UART的组成"><a href="#UART的组成" class="headerlink" title="UART的组成"></a>UART的组成</h1><h2 id="物理层"><a href="#物理层" class="headerlink" title="物理层"></a>物理层</h2><p>UART通信只有两个信号线，发送数据端口<strong>TX（Transmiitter）</strong>和<strong>RX（Recceiver）</strong>。UART为异步全双工通信模式。</p>
<p>电信号的传输过程有不同的电平标准和接口规范，对于UART，有RS232（单端输入输出0），RS422（差分输入输出），RS485（差分输入输出）等。</p>
<h2 id="UART协议"><a href="#UART协议" class="headerlink" title="UART协议"></a>UART协议</h2><p>UART在发送或者接收过程中的一帧数据由4部分组成，<strong>起始位</strong>，<strong>数据位</strong>，<strong>奇偶校验位</strong>，<strong>停止位</strong>。起始位标志一帧数据的开始，停止位标志着一帧数据的结束，数据位是一帧数据当中的有效数据。</p>
<p><img src="https://img2018.cnblogs.com/blog/1536533/201906/1536533-20190625200640254-291061455.png" alt="数据帧格式"></p>
<p>波特率：每秒传输的数据的比特数，单位是 （ 位 &#x2F; 秒）bps，常用的有9600，19200，38400，57600，115200 等</p>
<h1 id="串口发送"><a href="#串口发送" class="headerlink" title="串口发送"></a>串口发送</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> UART_tx</span><br><span class="line">#(</span><br><span class="line">	<span class="keyword">parameter</span>	<span class="keyword">integer</span>	BPS		= <span class="number">9_600</span>		,	<span class="comment">//发送波特率</span></span><br><span class="line">	<span class="keyword">parameter</span> 	<span class="keyword">integer</span>	CLK_FRE	= <span class="number">50_000_000</span>	<span class="comment">//主时钟频率</span></span><br><span class="line">)</span><br><span class="line">(    </span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,   </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] tx_data,</span><br><span class="line">    <span class="keyword">input</span> start,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> tx,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> tx_done</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">localparam</span>	<span class="keyword">integer</span>	BPS_CNT  = CLK_FRE / BPS;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] r_data;</span><br><span class="line"><span class="keyword">reg</span> state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">17</span>:<span class="number">0</span>] clk_cnt;</span><br><span class="line"><span class="keyword">reg</span> bit_flag;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] bit_cnt;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============将并行数据寄存==================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        r_data &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(start)</span><br><span class="line">        r_data &lt;= tx_data;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        r_data &lt;= r_data;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============state信号==================//  </span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        state &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(start)</span><br><span class="line">        state &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(tx_done)</span><br><span class="line">        state &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        state &lt;= state;  </span><br><span class="line"><span class="keyword">end</span>   </span><br><span class="line">   </span><br><span class="line">   </span><br><span class="line"><span class="comment">//=============时钟计数==================//   </span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        clk_cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(state)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(clk_cnt == BPS_CNT -<span class="number">1</span>)</span><br><span class="line">            clk_cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            clk_cnt &lt;= clk_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        clk_cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============标志位==================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        bit_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clk_cnt == <span class="number">1</span>)</span><br><span class="line">        bit_flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        bit_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============传输第几位==================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span>          </span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        bit_cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(bit_flag)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(bit_cnt == <span class="number">10</span>)</span><br><span class="line">            bit_cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            bit_cnt &lt;= bit_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        bit_cnt &lt;= bit_cnt;</span><br><span class="line"><span class="keyword">end</span>        </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============按位数赋值==================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        tx &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(state)</span><br><span class="line">        <span class="keyword">case</span>(bit_cnt)</span><br><span class="line">            <span class="number">4&#x27;d1</span>: tx &lt;= <span class="number">1&#x27;b0</span>;   </span><br><span class="line">            <span class="number">4&#x27;d2</span>: tx &lt;= r_data[<span class="number">0</span>];</span><br><span class="line">            <span class="number">4&#x27;d3</span>: tx &lt;= r_data[<span class="number">1</span>];</span><br><span class="line">            <span class="number">4&#x27;d4</span>: tx &lt;= r_data[<span class="number">2</span>];</span><br><span class="line">            <span class="number">4&#x27;d5</span>: tx &lt;= r_data[<span class="number">3</span>];</span><br><span class="line">            <span class="number">4&#x27;d6</span>: tx &lt;= r_data[<span class="number">4</span>];</span><br><span class="line">            <span class="number">4&#x27;d7</span>: tx &lt;= r_data[<span class="number">5</span>];</span><br><span class="line">            <span class="number">4&#x27;d8</span>: tx &lt;= r_data[<span class="number">6</span>];</span><br><span class="line">            <span class="number">4&#x27;d9</span>: tx &lt;= r_data[<span class="number">7</span>];   </span><br><span class="line">            <span class="number">4&#x27;d10</span>:tx &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">default</span>: tx &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        tx &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"> </span><br><span class="line"><span class="comment">//=============传输完成信号==================// </span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        tx_done &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>((bit_cnt == <span class="number">10</span>)&amp;&amp;(clk_cnt == BPS_CNT-<span class="number">1</span>))</span><br><span class="line">        tx_done &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        tx_done &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"> </span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>值得注意的是：bit_cnt计数时，0是非传输状态，1为起始位，2—9为数据位，10为停止位</p>
<h2 id="串口发送-TestBench"><a href="#串口发送-TestBench" class="headerlink" title="串口发送 TestBench"></a>串口发送 TestBench</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns	</span><span class="comment">//定义时间刻度</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">module</span> tb_UART_tx();</span><br><span class="line"> </span><br><span class="line"> </span><br><span class="line"><span class="keyword">reg</span> 			clk		;			</span><br><span class="line"><span class="keyword">reg</span> 			reset	;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>]		tx_data	;</span><br><span class="line"><span class="keyword">reg</span>             start   ;	</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>            tx      ; </span><br><span class="line"><span class="keyword">wire</span>            done    ;      </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span>	<span class="keyword">integer</span>	BPS 	= <span class="number">&#x27;d9600</span>		;			<span class="comment">//波特率</span></span><br><span class="line"><span class="keyword">parameter</span>	<span class="keyword">integer</span>	CLK_FRE = <span class="number">&#x27;d50_000_000</span>	;			<span class="comment">//系统频率50M</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">//localparam	integer	BIT_TIME = &#x27;d1000_000_000 / BPS ;	//计算出传输每个bit所需要的时间</span></span><br><span class="line"> </span><br><span class="line"> </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>	</span><br><span class="line">	clk = <span class="number">1&#x27;b0</span>;	</span><br><span class="line">	reset = <span class="number">1&#x27;b0</span>;		</span><br><span class="line">	tx_data = <span class="number">8&#x27;d0</span>;				</span><br><span class="line">	#<span class="number">80</span> ;										<span class="comment">//系统开始工作</span></span><br><span class="line">	reset =<span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">200</span>;</span><br><span class="line">    </span><br><span class="line">    tx_data = <span class="number">&#x27;h55</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	#<span class="number">20</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000000</span>;</span><br><span class="line">    </span><br><span class="line">    tx_data = <span class="number">&#x27;h66</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	#<span class="number">20</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000000</span>;</span><br><span class="line">    </span><br><span class="line">    tx_data = <span class="number">&#x27;h77</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	#<span class="number">20</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000000</span>;</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk=~clk;					<span class="comment">//定义主时钟，周期20ns，频率50M</span></span><br><span class="line"> </span><br><span class="line"><span class="comment">//例化发送驱动模块</span></span><br><span class="line">UART_tx #(</span><br><span class="line">	<span class="variable">.BPS</span>			(BPS			),		</span><br><span class="line">	<span class="variable">.CLK_FRE</span>		(CLK_FRE		)		</span><br><span class="line">)	</span><br><span class="line">UART_tx_inst(	</span><br><span class="line">	<span class="variable">.clk</span>		(clk		),			</span><br><span class="line">	<span class="variable">.reset</span>		(reset		),	</span><br><span class="line">	<span class="variable">.tx_data</span>	(tx_data	),			</span><br><span class="line">	<span class="variable">.start</span>		(start		),		</span><br><span class="line">	</span><br><span class="line">	<span class="variable">.tx</span>      	(tx  		),</span><br><span class="line">	<span class="variable">.done</span>	    (done	    )		</span><br><span class="line">);</span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<h1 id="串口接收"><a href="#串口接收" class="headerlink" title="串口接收"></a>串口接收</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> UART_rx</span><br><span class="line">#(</span><br><span class="line">	<span class="keyword">parameter</span>	<span class="keyword">integer</span>	BPS		= <span class="number">9_600</span>		,	<span class="comment">//发送波特率</span></span><br><span class="line">	<span class="keyword">parameter</span> 	<span class="keyword">integer</span>	CLK_FRE	= <span class="number">50_000_000</span>	<span class="comment">//主时钟频率</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> rx,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] rx_data,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> rx_done</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">localparam</span>	<span class="keyword">integer</span>	BPS_CNT  = CLK_FRE / BPS;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> rx0;</span><br><span class="line"><span class="keyword">reg</span> rx1;</span><br><span class="line"><span class="keyword">reg</span> rx2;</span><br><span class="line"><span class="keyword">reg</span> start;</span><br><span class="line"><span class="keyword">reg</span> state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">17</span>:<span class="number">0</span>] clk_cnt;</span><br><span class="line"><span class="keyword">reg</span> bit_flag;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] bit_cnt;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//===========同步时钟,消除亚稳态===============//</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset) <span class="keyword">begin</span></span><br><span class="line">        rx0 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        rx1 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        rx2 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        rx0 &lt;= rx;</span><br><span class="line">        rx1 &lt;= rx0;</span><br><span class="line">        rx2 &lt;= rx1;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//============捕获下降沿=======================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        start &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>((~rx1) &amp;&amp; (rx2)&amp;&amp;(!state))</span><br><span class="line">        start &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        start &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//===========工作状态state信号=============//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        state &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(start)</span><br><span class="line">        state &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(rx_done)</span><br><span class="line">        state &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span>    </span><br><span class="line">        state &lt;= state;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============时钟计数==================//   </span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        clk_cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(state)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(clk_cnt == BPS_CNT -<span class="number">1</span>)</span><br><span class="line">            clk_cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            clk_cnt &lt;= clk_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        clk_cnt &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============标志位==================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        bit_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clk_cnt == BPS_CNT - <span class="number">1</span>)</span><br><span class="line">        bit_flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        bit_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============传输第几位==================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span>          </span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        bit_cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(bit_flag)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(bit_cnt == <span class="number">10</span>)</span><br><span class="line">            bit_cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            bit_cnt &lt;= bit_cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        bit_cnt &lt;= bit_cnt;</span><br><span class="line"><span class="keyword">end</span>  </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//==============data移位赋值======================//</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)</span><br><span class="line">    <span class="keyword">if</span>(reset == <span class="number">1&#x27;b0</span>)</span><br><span class="line">        rx_data &lt;= <span class="number">8&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span>  <span class="keyword">if</span>((bit_cnt &gt;= <span class="number">4&#x27;d0</span>)&amp;&amp;(bit_cnt &lt;= <span class="number">4&#x27;d7</span>)&amp;&amp;(bit_flag == <span class="number">1&#x27;b1</span>))</span><br><span class="line">        rx_data &lt;= &#123;rx2,rx_data[<span class="number">7</span>:<span class="number">1</span>]&#125;;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//=============传输完成信号==================// </span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!reset)</span><br><span class="line">        rx_done &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>((bit_cnt == <span class="number">10</span>)&amp;&amp;(clk_cnt == BPS_CNT-<span class="number">1</span>))</span><br><span class="line">        rx_done &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        rx_done &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h1 id="顶层模块"><a href="#顶层模块" class="headerlink" title="顶层模块"></a>顶层模块</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart</span><br><span class="line">(</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,   </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] tx_data,</span><br><span class="line">    <span class="keyword">input</span> start,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">7</span>:<span class="number">0</span>] rx_data,</span><br><span class="line">    <span class="keyword">output</span> done </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span>	<span class="keyword">integer</span>	BPS 	= <span class="number">&#x27;d9600</span>		;			<span class="comment">//波特率</span></span><br><span class="line"><span class="keyword">parameter</span>	<span class="keyword">integer</span>	CLK_FRE = <span class="number">&#x27;d50_000_000</span>	;			<span class="comment">//系统频率50M</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> tx1;</span><br><span class="line"></span><br><span class="line"><span class="comment">//例化发送驱动模块</span></span><br><span class="line">UART_tx #(</span><br><span class="line">	<span class="variable">.BPS</span>			(BPS			),		</span><br><span class="line">	<span class="variable">.CLK_FRE</span>		(CLK_FRE		)		</span><br><span class="line">)	</span><br><span class="line">UART_tx_inst(	</span><br><span class="line">	<span class="variable">.clk</span>		(clk		),			</span><br><span class="line">	<span class="variable">.reset</span>		(reset		),	</span><br><span class="line">	<span class="variable">.tx_data</span>	(tx_data    ),		</span><br><span class="line">	<span class="variable">.start</span>		(start		),		</span><br><span class="line">	</span><br><span class="line">	<span class="variable">.tx</span>      	(tx1 		),</span><br><span class="line">	<span class="variable">.tx_done</span>	(   	    )		</span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//例化被测试的串口接收_rx</span></span><br><span class="line">UART_rx</span><br><span class="line">#(</span><br><span class="line">	<span class="variable">.BPS</span>			(BPS			),		</span><br><span class="line">	<span class="variable">.CLK_FRE</span>		(CLK_FRE		)			</span><br><span class="line">)</span><br><span class="line">UART_rx_inst(</span><br><span class="line">	<span class="variable">.clk</span>		(clk	 ),			</span><br><span class="line">	<span class="variable">.reset</span>		(reset   ),			</span><br><span class="line">	<span class="variable">.rx</span>		    (tx1	 ),	</span><br><span class="line">    </span><br><span class="line">    <span class="variable">.rx_data</span>	(rx_data ),	</span><br><span class="line">	<span class="variable">.rx_done</span>	(done     )		</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h1 id="回传TestBench"><a href="#回传TestBench" class="headerlink" title="回传TestBench"></a>回传TestBench</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns </span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_uart();</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"> <span class="keyword">reg</span> clk;</span><br><span class="line"> <span class="keyword">reg</span> reset;   </span><br><span class="line"> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] tx_data;</span><br><span class="line"> <span class="keyword">reg</span> start;</span><br><span class="line"> </span><br><span class="line"> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] rx_data;</span><br><span class="line"> <span class="keyword">wire</span>  done;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>	</span><br><span class="line">	clk = <span class="number">1&#x27;b0</span>;	</span><br><span class="line">	reset = <span class="number">1&#x27;b0</span>;		</span><br><span class="line">	tx_data = <span class="number">8&#x27;d0</span>;				</span><br><span class="line">	#<span class="number">80</span> ;										<span class="comment">//系统开始工作</span></span><br><span class="line">	reset =<span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">200</span>;</span><br><span class="line">    </span><br><span class="line">    tx_data = <span class="number">&#x27;h55</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	#<span class="number">20</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000000</span>;</span><br><span class="line">    </span><br><span class="line">    tx_data = <span class="number">&#x27;h66</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	#<span class="number">20</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000000</span>;</span><br><span class="line">    </span><br><span class="line">    tx_data = <span class="number">&#x27;h77</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	#<span class="number">20</span>;</span><br><span class="line">    start = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    #<span class="number">2000000</span>;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk=~clk;	</span><br><span class="line"></span><br><span class="line">uart  uart_inst(</span><br><span class="line"></span><br><span class="line">    <span class="variable">.clk</span>      (clk) ,</span><br><span class="line">    <span class="variable">.reset</span>    (reset) ,  </span><br><span class="line">    <span class="variable">.tx_data</span>  (tx_data) ,</span><br><span class="line">    <span class="variable">.start</span>    (start) ,</span><br><span class="line"> </span><br><span class="line">    <span class="variable">.rx_data</span>  (rx_data),</span><br><span class="line">    <span class="variable">.done</span>     (done   )</span><br><span class="line">    </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h1 id="感悟和反思"><a href="#感悟和反思" class="headerlink" title="感悟和反思"></a>感悟和反思</h1><p>以前用 51，32，430之类的单片机时，完全囫囵吞枣，浏览一下基础，对串口有个基础认识就开始调用函数。直到用 Veriloog 书写时才发现自己的不足。一个以前没重视过的串口卡了我几乎一周，到处收集资料和别人的程序，各种不同的设计思路也多少尝试过，也只是描头画角，还遇见一个报错动辄查半个小时以上解决方案的。各种碰壁后，还是决定从头开始，最终也是摸爬滚打的啃了下来。</p>
<p>这次的学习过程算是让我体会到了，学习是特别需要坚持和脚踏实地的。下面记录我的程序中略微困难的地方</p>
<ul>
<li>移位赋值为什么从0~7（根据波形图更改所得）</li>
<li>为什么要计数0~10（0舍弃，起始位+数据位+停止位&#x3D;10）</li>
</ul>
<p>我还有些许问题未能理解，希望各位大佬能指点一二，不胜感激</p>
<ul>
<li>我的程序中取值时刻在时钟计数&#x3D;1，若为求数据稳定而设置在最大值 &#x2F;2 - 1时刻，我的结束标志该如何设置，否则位计数一直处于10</li>
</ul>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/./img/FPGA.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/"><img class="prev-cover" src="/./img/FPGA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA学习（四）</div></div></a></div><div class="next-post pull-right"><a href="/2022/10/13/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%BA%8C%EF%BC%89/"><img class="next-cover" src="/./img/FPGA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA学习（二）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-28</div><div class="title">FPGA学习（五）</div></div></a></div><div><a href="/2022/10/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%80%EF%BC%89/" title="FPGA学习（一）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-11</div><div class="title">FPGA学习（一）</div></div></a></div><div><a href="/2022/10/13/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%BA%8C%EF%BC%89/" title="FPGA学习（二）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-13</div><div class="title">FPGA学习（二）</div></div></a></div><div><a href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-20</div><div class="title">FPGA学习（四）</div></div></a></div><div><a href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-11-04</div><div class="title">FPGA学习（六）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/./img/hututu.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">侯同学</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">11</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/HouShiXiong"><i class="fab fa-github"></i><span>关注我</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/HouShiXiong" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:3197141986@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#UART%E7%9A%84%E7%BB%84%E6%88%90"><span class="toc-number">1.</span> <span class="toc-text">UART的组成</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%89%A9%E7%90%86%E5%B1%82"><span class="toc-number">1.1.</span> <span class="toc-text">物理层</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#UART%E5%8D%8F%E8%AE%AE"><span class="toc-number">1.2.</span> <span class="toc-text">UART协议</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%B2%E5%8F%A3%E5%8F%91%E9%80%81"><span class="toc-number">2.</span> <span class="toc-text">串口发送</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%B2%E5%8F%A3%E5%8F%91%E9%80%81-TestBench"><span class="toc-number">2.1.</span> <span class="toc-text">串口发送 TestBench</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%B2%E5%8F%A3%E6%8E%A5%E6%94%B6"><span class="toc-number">3.</span> <span class="toc-text">串口接收</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="toc-number">4.</span> <span class="toc-text">顶层模块</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%9B%9E%E4%BC%A0TestBench"><span class="toc-number">5.</span> <span class="toc-text">回传TestBench</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%84%9F%E6%82%9F%E5%92%8C%E5%8F%8D%E6%80%9D"><span class="toc-number">6.</span> <span class="toc-text">感悟和反思</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/11/11/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/" title="计算机网络"><img src="/./img/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="计算机网络"/></a><div class="content"><a class="title" href="/2022/11/11/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/" title="计算机网络">计算机网络</a><time datetime="2022-11-11T12:15:16.000Z" title="发表于 2022-11-11 20:15:16">2022-11-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（六）"/></a><div class="content"><a class="title" href="/2022/11/04/%E6%95%B0%E7%A0%81%E7%AE%A1%E6%98%BE%E7%A4%BAIP%E5%9C%B0%E5%9D%80/" title="FPGA学习（六）">FPGA学习（六）</a><time datetime="2022-11-04T11:40:16.000Z" title="发表于 2022-11-04 19:40:16">2022-11-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（五）"/></a><div class="content"><a class="title" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）">FPGA学习（五）</a><time datetime="2022-10-28T03:07:16.000Z" title="发表于 2022-10-28 11:07:16">2022-10-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀"><img src="/./img/XiaoFeng.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="暮秋有怀"/></a><div class="content"><a class="title" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀">暮秋有怀</a><time datetime="2022-10-26T00:30:38.000Z" title="发表于 2022-10-26 08:30:38">2022-10-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己"><img src="/./img/%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="埋藏另一半自己"/></a><div class="content"><a class="title" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己">埋藏另一半自己</a><time datetime="2022-10-22T02:22:38.000Z" title="发表于 2022-10-22 10:22:38">2022-10-22</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/./img/FPGA.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By 侯同学</div><div class="footer_custom_text">浮云游子意,落日古人情</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="true" data-text="富强,民主,文明,和谐,公正,平等,自由,法治,爱国,敬业,诚信,友善" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>