<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/atsam/include/libchip/include/samv71/component/component_gmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_5aba8e8e237efdfba4be1d84414be7d9.html">atsam</a></li><li class="navelem"><a class="el" href="dir_53328eca4dcb1090163930e511cacd16.html">include</a></li><li class="navelem"><a class="el" href="dir_274991013533d8575fd1059fa51c67ea.html">libchip</a></li><li class="navelem"><a class="el" href="dir_cf03edfe8c04bb4dac56be90ec60e75d.html">include</a></li><li class="navelem"><a class="el" href="dir_891d16a0fc26a00c670fc0f98f38de0c.html">samv71</a></li><li class="navelem"><a class="el" href="dir_78cf16930dbc124c2fad7fd8d1852a48.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_gmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAMV71_GMAC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAMV71_GMAC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SAB; </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SAT; </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;} <a class="code" href="structGmacSa.html">GmacSa</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_ST2COM0; </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_ST2COM1; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="structGmacSt2Compare.html">GmacSt2Compare</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa647e0e4433f73db7438443c6d90aadb">   53</a></span>&#160;<span class="preprocessor">#define GMACSA_NUMBER 4</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define GMACST2COMPARE_NUMBER 24</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_NCR;               </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_NCFGR;             </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_NSR;               </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_UR;                </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_DCFGR;             </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TSR;               </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_RBQB;              </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TBQB;              </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_RSR;               </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_ISR;               </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GMAC_IER;               </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GMAC_IDR;               </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_IMR;               </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_MAN;               </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_RPQ;               </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TPQ;               </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TPSF;              </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_RPSF;              </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_RJFML;             </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[13];</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_HRB;               </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_HRT;               </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;       <a class="code" href="structGmacSa.html">GmacSa</a>   GMAC_SA[<a class="code" href="group__SAMV71__GMAC.html#gaa647e0e4433f73db7438443c6d90aadb">GMACSA_NUMBER</a>]; </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TIDM1;             </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TIDM2;             </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TIDM3;             </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TIDM4;             </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_WOL;               </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_IPGS;              </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SVLAN;             </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TPFCP;             </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SAMB1;             </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SAMT1;             </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[3];</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_NSC;               </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SCL;               </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_SCH;               </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EFTSH;             </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EFRSH;             </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PEFTSH;            </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PEFRSH;            </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[1];</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structGmac.html#a7b983508ef86aee3393059aa5ee7f906">   98</a></span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structGmac.html#a7b983508ef86aee3393059aa5ee7f906">GMAC_MID</a>;               </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_OTLO;              </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_OTHI;              </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_FT;                </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_BCFT;              </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_MFT;               </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PFT;               </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_BFT64;             </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFT127;           </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFT255;           </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFT511;           </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFT1023;          </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFT1518;          </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_GTBFT1518;         </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TUR;               </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_SCF;               </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_MCF;               </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EC;                </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_LC;                </div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_DTF;               </div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_CSE;               </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_ORLO;              </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_ORHI;              </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_FR;                </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_BCFR;              </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_MFR;               </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PFR;               </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_BFR64;             </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFR127;           </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFR255;           </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFR511;           </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFR1023;          </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TBFR1518;          </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TMXBFR;            </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_UFR;               </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_OFR;               </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_JR;                </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_FCSE;              </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_LFFE;              </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_RSE;               </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_AE;                </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_RRE;               </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_ROE;               </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_IHCE;              </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_TCE;               </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_UCE;               </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved4[2];</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TISUBN;            </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TSH;               </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved5[3];</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TSL;               </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TN;                </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GMAC_TA;                </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TI;                </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EFTSL;             </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EFTN;              </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EFRSL;             </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_EFRN;              </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PEFTSL;            </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PEFTN;             </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PEFRSL;            </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_PEFRN;             </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved6[128];</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t GMAC_ISRPQ[2];          </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved7[14];</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_TBQBAPQ[2];        </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved8[14];</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_RBQBAPQ[2];        </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved9[6];</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_RBSRPQ[2];         </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved10[5];</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_CBSCR;             </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_CBSISQA;           </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_CBSISQB;           </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved11[14];</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_ST1RPQ[4];         </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved12[12];</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_ST2RPQ[8];         </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved13[12];</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved14[28];</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GMAC_IERPQ[2];          </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved15[6];</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t GMAC_IDRPQ[2];          </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved16[6];</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_IMRPQ[2];          </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved17[38];</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GMAC_ST2ER[4];          </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved18[4];</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="structGmacSt2Compare.html">GmacSt2Compare</a> GMAC_ST2COMP[GMACST2COMPARE_NUMBER];</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="structGmac.html">Gmac</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* -------- GMAC_NCR : (GMAC Offset: 0x000) Network Control Register -------- */</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga755eb1962a4bfcf8785af7ffda9a10de">  190</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_LBL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacb35b345b04d2c77ef252c03146794a3">  191</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_RXEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga69039c870c224c221b1c6b2f70aab80d">  192</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_TXEN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaeab11634b4b7e75697072645395c609c">  193</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_MPE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga430fa931dc63ffe58736ee7b050b8754">  194</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_CLRSTAT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4179e892dfca9995c48adea24c94cb27">  195</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_INCSTAT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga968cc85d4866c6a7392e050f96c7b5b0">  196</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_WESTAT (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf7bafe18cffe6ed2cc450474820b8368">  197</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_BP (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabe6db906a776de0f78a6d89ad1b115dc">  198</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_TSTART (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga70dd4513f4ba0c993fa8340c199c7501">  199</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_THALT (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7950fab2162c38ad4c12d09487dd03d5">  200</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_TXPF (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae74e45b4d98ecdf2d7b628451cde1977">  201</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_TXZQPF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga30eaf73d4146ad86ea0214402a27ed48">  202</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_SRTSM (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae486e40ee3813c5bed39a93a5016b906">  203</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_ENPBPR (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga63c4acc28e23e100c7057f1c5c92acac">  204</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_TXPBPF (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf91328019e2b608bfcd224fd385fc4f8">  205</a></span>&#160;<span class="preprocessor">#define GMAC_NCR_FNP (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_NCFGR : (GMAC Offset: 0x004) Network Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga769105357c109ba353fe91eea7258783">  207</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_SPD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga69de53f6353548088791027956f1fa97">  208</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_FD (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4f173040c3b513a7026508f63b4f4631">  209</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_DNVLAN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6cee1ff5af7a4e23016e2ee32aa24faf">  210</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_JFRAME (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga69ce10f9318ec8b52be3c1483c9a047a">  211</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_CAF (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae4e763f19d21a3cdae1a9b64d2df5937">  212</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_NBC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7dbf1bcaaab412b3245e33c67125d762">  213</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_MTIHEN (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7fcb2030f90adc4ad92a372853934961">  214</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_UNIHEN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga80feff3565d17bef33918de5b6e82fe7">  215</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_MAXFS (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad4d046fd14a487038fe9f8ed886793dd">  216</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RTY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6065cb71d66cf171a12e20a076116d48">  217</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_PEN (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RXBUFO_Pos 14</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga76569bbaac7149bce916cdeeb195bf26">  219</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RXBUFO_Msk (0x3u &lt;&lt; GMAC_NCFGR_RXBUFO_Pos) </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RXBUFO(value) ((GMAC_NCFGR_RXBUFO_Msk &amp; ((value) &lt;&lt; GMAC_NCFGR_RXBUFO_Pos)))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga281776558f52be09f5badfa602bcfd4f">  221</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_LFERD (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf671c3b7a6252029a647c96cf5ef9c6a">  222</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RFCS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define GMAC_NCFGR_CLK_Pos 18</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga54364bf4348097e2317950630b2fc53e">  224</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_CLK_Msk (0x7u &lt;&lt; GMAC_NCFGR_CLK_Pos) </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define GMAC_NCFGR_CLK(value) ((GMAC_NCFGR_CLK_Msk &amp; ((value) &lt;&lt; GMAC_NCFGR_CLK_Pos)))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8d13ce400afcd9fb73778d0e2752cc29">  226</a></span>&#160;<span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_8 (0x0u &lt;&lt; 18) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad6cc83200f34d4f307b7e9cd980abb77">  227</a></span>&#160;<span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_16 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga24ba57f86aff162eda626c523b56a2d5">  228</a></span>&#160;<span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_32 (0x2u &lt;&lt; 18) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae867aa8a58afa86a0424e23e58c174c1">  229</a></span>&#160;<span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_48 (0x3u &lt;&lt; 18) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadc409f6fd40424194830af9921e1e638">  230</a></span>&#160;<span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_64 (0x4u &lt;&lt; 18) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab3bb2d9e8af410ca93b12ae2b92eb403">  231</a></span>&#160;<span class="preprocessor">#define   GMAC_NCFGR_CLK_MCK_96 (0x5u &lt;&lt; 18) </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define GMAC_NCFGR_DBW_Pos 21</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga22a3e61570b9c91999eee595eb80e7ea">  233</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_DBW_Msk (0x3u &lt;&lt; GMAC_NCFGR_DBW_Pos) </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define GMAC_NCFGR_DBW(value) ((GMAC_NCFGR_DBW_Msk &amp; ((value) &lt;&lt; GMAC_NCFGR_DBW_Pos)))</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaea8a144405e81e588aa521ff38de9513">  235</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_DCPF (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gafb7b23d348e90c9649fd2407c0e8dc18">  236</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RXCOEN (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga687081e221ae5a20121485fdb775c689">  237</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_EFRHD (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac94d24190c16ca0634fc80cf82f32d7a">  238</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_IRXFCS (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga04b649985b5b80f2906c78080a7f5299">  239</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_IPGSEN (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga005e7b17e6dcd80f60bc9d6a8a2a72d1">  240</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_RXBP (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacfc0bd178c89eb49d97225f052ed5e75">  241</a></span>&#160;<span class="preprocessor">#define GMAC_NCFGR_IRXER (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_NSR : (GMAC Offset: 0x008) Network Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad90bc23d5ab4e890dd7573a79a124feb">  243</a></span>&#160;<span class="preprocessor">#define GMAC_NSR_MDIO (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5c2c18b388659db11df7cfcd4edcb210">  244</a></span>&#160;<span class="preprocessor">#define GMAC_NSR_IDLE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_UR : (GMAC Offset: 0x00C) User Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2152ef6b6505d61682c1c64bc68257ac">  246</a></span>&#160;<span class="preprocessor">#define GMAC_UR_RMII (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_DCFGR : (GMAC Offset: 0x010) DMA Configuration Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define GMAC_DCFGR_FBLDO_Pos 0</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabb45c97d81990518102331c52a66110a">  249</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_FBLDO_Msk (0x1fu &lt;&lt; GMAC_DCFGR_FBLDO_Pos) </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define GMAC_DCFGR_FBLDO(value) ((GMAC_DCFGR_FBLDO_Msk &amp; ((value) &lt;&lt; GMAC_DCFGR_FBLDO_Pos)))</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga010e4766787754396b3ad8babdf3a376">  251</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_FBLDO_SINGLE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4d72e5ffe0ae8177ce94e06f1bdf7f7e">  252</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_FBLDO_INCR4 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga76aca0328bdde04f45ea18aaed5dbc9c">  253</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_FBLDO_INCR8 (0x8u &lt;&lt; 0) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7b4abe40b1704d8b097072c9fffc2363">  254</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_FBLDO_INCR16 (0x10u &lt;&lt; 0) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac6317ea33414d67f44f1d86ab1a72419">  255</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_ESMA (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga27eb39d9c03abd7ee291fe0a2a4cf9d7">  256</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_ESPA (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define GMAC_DCFGR_RXBMS_Pos 8</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gafb3005bef900da397d6acc32ebc641d4">  258</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_RXBMS_Msk (0x3u &lt;&lt; GMAC_DCFGR_RXBMS_Pos) </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define GMAC_DCFGR_RXBMS(value) ((GMAC_DCFGR_RXBMS_Msk &amp; ((value) &lt;&lt; GMAC_DCFGR_RXBMS_Pos)))</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2e15d6d5c9c2202b80eddc0894d44053">  260</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_RXBMS_EIGHTH (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gafba34868045ec08fa21e3e99c91edb6f">  261</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_RXBMS_QUARTER (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga22ce8eaf9cd982892374ee2b51fddc4f">  262</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_RXBMS_HALF (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga521b3a5ff87bd4f749847584582bfe2a">  263</a></span>&#160;<span class="preprocessor">#define   GMAC_DCFGR_RXBMS_FULL (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0e14fdcd2111e80d322c8ddd5c96d838">  264</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_TXPBMS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gafc756df472d0b7c3a9b8499ffad0c436">  265</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_TXCOEN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define GMAC_DCFGR_DRBS_Pos 16</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1eb9c4f86db139633bf230f17b4b610e">  267</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_DRBS_Msk (0xffu &lt;&lt; GMAC_DCFGR_DRBS_Pos) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define GMAC_DCFGR_DRBS(value) ((GMAC_DCFGR_DRBS_Msk &amp; ((value) &lt;&lt; GMAC_DCFGR_DRBS_Pos)))</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacaee6bcbb22c9dd774e2552ddbd1f079">  269</a></span>&#160;<span class="preprocessor">#define GMAC_DCFGR_DDRP (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TSR : (GMAC Offset: 0x014) Transmit Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5a945495b5b85c93828b4f32efef2bd9">  271</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_UBR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae549fb7fb87415da1488d03858a19709">  272</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_COL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga37f3f8e447dbb88520cd8ed9369ff286">  273</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_RLE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga737e77d259086a552e1483d1332f86ac">  274</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_TXGO (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga617a627523486bddd3bea27f6adb5614">  275</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_TFC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa0da57b74d5b1c88a0ca95d7060fb296">  276</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_TXCOMP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2d992e2aecf172a1b36467e808cf3aba">  277</a></span>&#160;<span class="preprocessor">#define GMAC_TSR_HRESP (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_RBQB : (GMAC Offset: 0x018) Receive Buffer Queue Base Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define GMAC_RBQB_ADDR_Pos 2</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac4d78e750c606111a7d0589d1d1c73ce">  280</a></span>&#160;<span class="preprocessor">#define GMAC_RBQB_ADDR_Msk (0x3fffffffu &lt;&lt; GMAC_RBQB_ADDR_Pos) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define GMAC_RBQB_ADDR(value) ((GMAC_RBQB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_RBQB_ADDR_Pos)))</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* -------- GMAC_TBQB : (GMAC Offset: 0x01C) Transmit Buffer Queue Base Address Register -------- */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define GMAC_TBQB_ADDR_Pos 2</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf89359a485905c67a16b25227df29edc">  284</a></span>&#160;<span class="preprocessor">#define GMAC_TBQB_ADDR_Msk (0x3fffffffu &lt;&lt; GMAC_TBQB_ADDR_Pos) </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define GMAC_TBQB_ADDR(value) ((GMAC_TBQB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_TBQB_ADDR_Pos)))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* -------- GMAC_RSR : (GMAC Offset: 0x020) Receive Status Register -------- */</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadb961ee999ad7f99aa8cf186fb1c062e">  287</a></span>&#160;<span class="preprocessor">#define GMAC_RSR_BNA (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae73911674a5d00cf3a6cff9c9a03eced">  288</a></span>&#160;<span class="preprocessor">#define GMAC_RSR_REC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga907d41c013b82e8b18111980067b78f0">  289</a></span>&#160;<span class="preprocessor">#define GMAC_RSR_RXOVR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8d2f0d4cf3d127479b34eec4b545f835">  290</a></span>&#160;<span class="preprocessor">#define GMAC_RSR_HNO (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ISR : (GMAC Offset: 0x024) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga638d9830df889caf113259ef5c76b3c7">  292</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_MFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga32786985b42593a9fe9482382dc61314">  293</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga16b5dfb11a5ed7f6b4df0782ed00e69d">  294</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7d1b960c9156dde219f776f147e44268">  295</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga948482563c04075f65e7a673d3f711b0">  296</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_TUR (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaac419db37253ffbfe888d1216539c54f">  297</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga67779dcadc46634f3931f53a58b5a00c">  298</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab3b94f755dfbef73b55a5f7ff8ce4604">  299</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga07564af3de1886ce661d327a0fd8bd03">  300</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga24c8298ef226ae0f7f1c854905648273">  301</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga839fe0c6d83e212f0908225f550184de">  302</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PFNZ (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga48e9ccd12104f0556d77140ea3f6c65a">  303</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadd93f13a152fbbb5a6049e7d8c95525c">  304</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PFTR (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaee1326771ccecedfd3bcc882836f4887">  305</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_DRQFR (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae7ed965905764adb3bf8ea19257c7282">  306</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_SFR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga72aa98c9908c8fee8c02679b7b3f5262">  307</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_DRQFT (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae7d51caf15513ee214a14ba37748199e">  308</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_SFT (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab0db5e6e685099758670df64e457c2b3">  309</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PDRQFR (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac93e3450831a6861dd32ce882d30a61a">  310</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PDRSFR (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga210babaa9a95b880413117cef1b29885">  311</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PDRQFT (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga008ce478b412b4bde866e31a85e01dc8">  312</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_PDRSFT (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab03f43297375c7add0f386ad79b45671">  313</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_SRI (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab727be258e20113d88d8f24f0b2dc36d">  314</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_WOL (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5e9984218a6ff5b78f647b02f7f6fa69">  315</a></span>&#160;<span class="preprocessor">#define GMAC_ISR_TSU (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IER : (GMAC Offset: 0x028) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga87fbf7e9162552246c9cc515dfac4737">  317</a></span>&#160;<span class="preprocessor">#define GMAC_IER_MFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga377a5741783b964bffd1ecafe4d723e8">  318</a></span>&#160;<span class="preprocessor">#define GMAC_IER_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad88b2a426077596643df370fc9d7b03b">  319</a></span>&#160;<span class="preprocessor">#define GMAC_IER_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaff927dc345830a36276530ae3fdefadf">  320</a></span>&#160;<span class="preprocessor">#define GMAC_IER_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gade1836f08515e2522b57d6fb10e112ef">  321</a></span>&#160;<span class="preprocessor">#define GMAC_IER_TUR (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac2c5e90843442f806fad3c378d52f924">  322</a></span>&#160;<span class="preprocessor">#define GMAC_IER_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0584953bc4e3fd59bb66f7e5320107f1">  323</a></span>&#160;<span class="preprocessor">#define GMAC_IER_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacfccc7a1d2f4d6f85f36edfdeca919ac">  324</a></span>&#160;<span class="preprocessor">#define GMAC_IER_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga52cb1b9ee384dce996e214e4a5e30553">  325</a></span>&#160;<span class="preprocessor">#define GMAC_IER_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4c16118e248d1de4b5068edb14eaa42c">  326</a></span>&#160;<span class="preprocessor">#define GMAC_IER_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1922f1b40256cf40b8cfecd753989d76">  327</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PFNZ (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8bb285f47f78dab1b92528933f2274b2">  328</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2b78cbe16974cb9bedecb392103e18dc">  329</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PFTR (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3dbf3260c792602c0db9d47c97fa6327">  330</a></span>&#160;<span class="preprocessor">#define GMAC_IER_EXINT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga388530fc53f2ab20530d3467a74e1937">  331</a></span>&#160;<span class="preprocessor">#define GMAC_IER_DRQFR (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad46072573e1c7ecdd4b2aac843abda1d">  332</a></span>&#160;<span class="preprocessor">#define GMAC_IER_SFR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga403ef86fb7cac597d8c5e84c2c46213f">  333</a></span>&#160;<span class="preprocessor">#define GMAC_IER_DRQFT (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5fc663083986ffb6f71918351935a25d">  334</a></span>&#160;<span class="preprocessor">#define GMAC_IER_SFT (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9144a8228c64ad75d5948a5d292b87c9">  335</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PDRQFR (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga17a4ff4d74548465677dbf6bd9778515">  336</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PDRSFR (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga15ea5e2534a8c46b47dbbe9617e01cac">  337</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PDRQFT (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad38d19aacd63d6e648838551070e6f68">  338</a></span>&#160;<span class="preprocessor">#define GMAC_IER_PDRSFT (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7ef1f7c2933d88177c8266f8c5621041">  339</a></span>&#160;<span class="preprocessor">#define GMAC_IER_SRI (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabc95f3b49e589e5ec2f67d507477f641">  340</a></span>&#160;<span class="preprocessor">#define GMAC_IER_WOL (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IDR : (GMAC Offset: 0x02C) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga566f3409739031ca1621601dac156426">  342</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_MFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadeb1d56444c642e1d190b22a575fb13f">  343</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0c517147bc7df53f4d032848c8ce23e8">  344</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2fbf605654d2582ccdb626a3d4cdc551">  345</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga388b0f917c7f852f3cf599787712aaba">  346</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_TUR (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0914e658847765c958e13add70d98437">  347</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2fe704c9f979b7e2698ced5102e8659b">  348</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga66627979744c990f93143b1dfcd2f9b6">  349</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6babb73eca9b6745dac4d0be12d2d8d1">  350</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga54dea95c6d106159e8634137bcb194cb">  351</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8b3327b90bee0982e2e72f3b99245239">  352</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PFNZ (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3e738709c18a6afa68c2bf5f6e026e62">  353</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga03e84103fb02a2ef8a30ee87d172cd28">  354</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PFTR (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga57ce1aac157510d939abc7c226463839">  355</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_EXINT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadbaa21bfb85f944df5c8dce6bbcd3510">  356</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_DRQFR (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1ff3b32cfebf94c3dc8dadd18fb82a26">  357</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_SFR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga155fc75286114fb4b0e742836dd19b53">  358</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_DRQFT (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga03cc6db018d0446a599c6de8dbc28d24">  359</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_SFT (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3c4b887a53ea76463c15db8cdcf9f31d">  360</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PDRQFR (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac25c76126576bd0064e3e6384fdaadda">  361</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PDRSFR (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae3eccd1ed2607e943c55ed9655377742">  362</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PDRQFT (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1ba746fb0ed0a218e1130f9156d782e0">  363</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_PDRSFT (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab9d26246d18b32452064e709f154f831">  364</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_SRI (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae3cdb37b341f405ff14aec254902fa9a">  365</a></span>&#160;<span class="preprocessor">#define GMAC_IDR_WOL (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IMR : (GMAC Offset: 0x030) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga73682511947a08cac085bb33c57a40c8">  367</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_MFS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf0529f934f5b42e37ea32153d11b088a">  368</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga855c62fe3f7249763fd8b2d6a475f91e">  369</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3784399fa2d8ec98800a377cd6b6c2f5">  370</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_TXUBR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8ccda744799153a2985379c55e96be16">  371</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_TUR (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac31ce1c4747e9043cffdfde721ec2e08">  372</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6dea46fe367a83e1f98da17dc9052ef9">  373</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8d6355192d70c07da2c8b8986d06234f">  374</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaec259d7d235a6413e88f5b8d6a0abc43">  375</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9ba588d3bac4818fc876eebcafe4471e">  376</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga69af4ff708a9d61c769a634a897ae90c">  377</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PFNZ (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacc718a9da88035d692eb5d12b8497a31">  378</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PTZ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5f239568025f34bfab4f2be2f41791c5">  379</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PFTR (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga52c451f3353a34b215a4c83e90802ee0">  380</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_EXINT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5130dd10846e8befe28a57f66621a9ee">  381</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_DRQFR (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga959366c426d9f60f71837a0c8cd741f0">  382</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_SFR (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae805f71830f07a81e460eeda3911152d">  383</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_DRQFT (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa70500f5bace97033260ae3065ed8ada">  384</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_SFT (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga54865bfd9516f50b574db18cd45ccfb5">  385</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PDRQFR (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga61ef3fd324e2b804f61d2b5988250de6">  386</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PDRSFR (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga16d9b3549cbf2891e4548dda6e279823">  387</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PDRQFT (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8d5f9a4258b19444a167fc1eb5142c51">  388</a></span>&#160;<span class="preprocessor">#define GMAC_IMR_PDRSFT (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_MAN : (GMAC Offset: 0x034) PHY Maintenance Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define GMAC_MAN_DATA_Pos 0</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0212349035fcf23f0278f2f6a3d6957f">  391</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_DATA_Msk (0xffffu &lt;&lt; GMAC_MAN_DATA_Pos) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define GMAC_MAN_DATA(value) ((GMAC_MAN_DATA_Msk &amp; ((value) &lt;&lt; GMAC_MAN_DATA_Pos)))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define GMAC_MAN_WTN_Pos 16</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5da4c909f807d67bc294b3c1ce50ec08">  394</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_WTN_Msk (0x3u &lt;&lt; GMAC_MAN_WTN_Pos) </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define GMAC_MAN_WTN(value) ((GMAC_MAN_WTN_Msk &amp; ((value) &lt;&lt; GMAC_MAN_WTN_Pos)))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define GMAC_MAN_REGA_Pos 18</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad2888d407728f482f3ec371005393012">  397</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_REGA_Msk (0x1fu &lt;&lt; GMAC_MAN_REGA_Pos) </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define GMAC_MAN_REGA(value) ((GMAC_MAN_REGA_Msk &amp; ((value) &lt;&lt; GMAC_MAN_REGA_Pos)))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define GMAC_MAN_PHYA_Pos 23</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaac6c195bd6023dc7251c7c75c691e816">  400</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_PHYA_Msk (0x1fu &lt;&lt; GMAC_MAN_PHYA_Pos) </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define GMAC_MAN_PHYA(value) ((GMAC_MAN_PHYA_Msk &amp; ((value) &lt;&lt; GMAC_MAN_PHYA_Pos)))</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define GMAC_MAN_OP_Pos 28</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab57ce1a3a5fa95bd6c6cd38d8e28d544">  403</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_OP_Msk (0x3u &lt;&lt; GMAC_MAN_OP_Pos) </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define GMAC_MAN_OP(value) ((GMAC_MAN_OP_Msk &amp; ((value) &lt;&lt; GMAC_MAN_OP_Pos)))</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3af017fff3475321ebde1729c4c0a7ee">  405</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_CLTTO (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9b5820722ee84c400f4dd6c332d339d1">  406</a></span>&#160;<span class="preprocessor">#define GMAC_MAN_WZO (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_RPQ : (GMAC Offset: 0x038) Received Pause Quantum Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define GMAC_RPQ_RPQ_Pos 0</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga82285d7724edaf5c420297177946af24">  409</a></span>&#160;<span class="preprocessor">#define GMAC_RPQ_RPQ_Msk (0xffffu &lt;&lt; GMAC_RPQ_RPQ_Pos) </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TPQ : (GMAC Offset: 0x03C) Transmit Pause Quantum Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define GMAC_TPQ_TPQ_Pos 0</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga96640d37990bbf63b4de1ce164c75577">  412</a></span>&#160;<span class="preprocessor">#define GMAC_TPQ_TPQ_Msk (0xffffu &lt;&lt; GMAC_TPQ_TPQ_Pos) </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define GMAC_TPQ_TPQ(value) ((GMAC_TPQ_TPQ_Msk &amp; ((value) &lt;&lt; GMAC_TPQ_TPQ_Pos)))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* -------- GMAC_TPSF : (GMAC Offset: 0x040) TX Partial Store and Forward Register -------- */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define GMAC_TPSF_TPB1ADR_Pos 0</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4af004798e3b626f8ce57da437c8dd72">  416</a></span>&#160;<span class="preprocessor">#define GMAC_TPSF_TPB1ADR_Msk (0xfffu &lt;&lt; GMAC_TPSF_TPB1ADR_Pos) </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define GMAC_TPSF_TPB1ADR(value) ((GMAC_TPSF_TPB1ADR_Msk &amp; ((value) &lt;&lt; GMAC_TPSF_TPB1ADR_Pos)))</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4ebcd905536f3dd2ac54f28a7e23a051">  418</a></span>&#160;<span class="preprocessor">#define GMAC_TPSF_ENTXP (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_RPSF : (GMAC Offset: 0x044) RX Partial Store and Forward Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define GMAC_RPSF_RPB1ADR_Pos 0</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaab6d02f93cfef466f3c9191f3d5b44b3">  421</a></span>&#160;<span class="preprocessor">#define GMAC_RPSF_RPB1ADR_Msk (0xfffu &lt;&lt; GMAC_RPSF_RPB1ADR_Pos) </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define GMAC_RPSF_RPB1ADR(value) ((GMAC_RPSF_RPB1ADR_Msk &amp; ((value) &lt;&lt; GMAC_RPSF_RPB1ADR_Pos)))</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga29b9ebbe50093f9696de0fcc98cee556">  423</a></span>&#160;<span class="preprocessor">#define GMAC_RPSF_ENRXP (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_RJFML : (GMAC Offset: 0x048) RX Jumbo Frame Max Length Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define GMAC_RJFML_FML_Pos 0</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga049bdd4d6c1ce5dd9b27539c1ba39c23">  426</a></span>&#160;<span class="preprocessor">#define GMAC_RJFML_FML_Msk (0x3fffu &lt;&lt; GMAC_RJFML_FML_Pos) </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define GMAC_RJFML_FML(value) ((GMAC_RJFML_FML_Msk &amp; ((value) &lt;&lt; GMAC_RJFML_FML_Pos)))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* -------- GMAC_HRB : (GMAC Offset: 0x080) Hash Register Bottom -------- */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define GMAC_HRB_ADDR_Pos 0</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab52c79a040ec7a18cb28a18163cf33d9">  430</a></span>&#160;<span class="preprocessor">#define GMAC_HRB_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_HRB_ADDR_Pos) </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define GMAC_HRB_ADDR(value) ((GMAC_HRB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_HRB_ADDR_Pos)))</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* -------- GMAC_HRT : (GMAC Offset: 0x084) Hash Register Top -------- */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define GMAC_HRT_ADDR_Pos 0</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga86653d6f9ceda8b3646d12d17dd3e35b">  434</a></span>&#160;<span class="preprocessor">#define GMAC_HRT_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_HRT_ADDR_Pos) </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define GMAC_HRT_ADDR(value) ((GMAC_HRT_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_HRT_ADDR_Pos)))</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* -------- GMAC_SAB : (GMAC Offset: N/A) Specific Address 1 Bottom Register -------- */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define GMAC_SAB_ADDR_Pos 0</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga08832c04d4afa2cbf8f96181eaad8c5d">  438</a></span>&#160;<span class="preprocessor">#define GMAC_SAB_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_SAB_ADDR_Pos) </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define GMAC_SAB_ADDR(value) ((GMAC_SAB_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAB_ADDR_Pos)))</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* -------- GMAC_SAT : (GMAC Offset: N/A) Specific Address 1 Top Register -------- */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define GMAC_SAT_ADDR_Pos 0</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4e62d195760053ec0215b03cc0322ed1">  442</a></span>&#160;<span class="preprocessor">#define GMAC_SAT_ADDR_Msk (0xffffu &lt;&lt; GMAC_SAT_ADDR_Pos) </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define GMAC_SAT_ADDR(value) ((GMAC_SAT_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAT_ADDR_Pos)))</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* -------- GMAC_TIDM1 : (GMAC Offset: 0x0A8) Type ID Match 1 Register -------- */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define GMAC_TIDM1_TID_Pos 0</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga53ac7b820fe7d9fdfaef9b01929c833f">  446</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM1_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM1_TID_Pos) </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define GMAC_TIDM1_TID(value) ((GMAC_TIDM1_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM1_TID_Pos)))</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac433d9b4f230f86613791a43f61103ce">  448</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM1_ENID1 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TIDM2 : (GMAC Offset: 0x0AC) Type ID Match 2 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define GMAC_TIDM2_TID_Pos 0</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaec84a9fff3376eab5785fdd33d9139dd">  451</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM2_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM2_TID_Pos) </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define GMAC_TIDM2_TID(value) ((GMAC_TIDM2_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM2_TID_Pos)))</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1891f82d4c00c1369c5226f5c975fd19">  453</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM2_ENID2 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TIDM3 : (GMAC Offset: 0x0B0) Type ID Match 3 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define GMAC_TIDM3_TID_Pos 0</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab03a9cab55ab449133b8c58951306344">  456</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM3_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM3_TID_Pos) </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define GMAC_TIDM3_TID(value) ((GMAC_TIDM3_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM3_TID_Pos)))</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga168f56266b2b810449f46f3ea2b97901">  458</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM3_ENID3 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TIDM4 : (GMAC Offset: 0x0B4) Type ID Match 4 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define GMAC_TIDM4_TID_Pos 0</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8ff11c8fe9e79c07cb9169549b3fcd62">  461</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM4_TID_Msk (0xffffu &lt;&lt; GMAC_TIDM4_TID_Pos) </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define GMAC_TIDM4_TID(value) ((GMAC_TIDM4_TID_Msk &amp; ((value) &lt;&lt; GMAC_TIDM4_TID_Pos)))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad43fbc1ca24ce6ae11dff7a7351ce19d">  463</a></span>&#160;<span class="preprocessor">#define GMAC_TIDM4_ENID4 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_WOL : (GMAC Offset: 0x0B8) Wake on LAN Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define GMAC_WOL_IP_Pos 0</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6e4d108513c5f0c545cc95b0cdc93cd4">  466</a></span>&#160;<span class="preprocessor">#define GMAC_WOL_IP_Msk (0xffffu &lt;&lt; GMAC_WOL_IP_Pos) </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define GMAC_WOL_IP(value) ((GMAC_WOL_IP_Msk &amp; ((value) &lt;&lt; GMAC_WOL_IP_Pos)))</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8107b810c0592d5a390f110d9ee2cfda">  468</a></span>&#160;<span class="preprocessor">#define GMAC_WOL_MAG (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga71e8ea1d2a142d73beec90e10c3385bb">  469</a></span>&#160;<span class="preprocessor">#define GMAC_WOL_ARP (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga562dca7dc28e22c36fbda04715cd0c48">  470</a></span>&#160;<span class="preprocessor">#define GMAC_WOL_SA1 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga23b16c105f7702a14bc32e3e07dd1ac1">  471</a></span>&#160;<span class="preprocessor">#define GMAC_WOL_MTI (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IPGS : (GMAC Offset: 0x0BC) IPG Stretch Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define GMAC_IPGS_FL_Pos 0</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2fa72b4396b69e8aff5f65221add38b9">  474</a></span>&#160;<span class="preprocessor">#define GMAC_IPGS_FL_Msk (0xffffu &lt;&lt; GMAC_IPGS_FL_Pos) </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define GMAC_IPGS_FL(value) ((GMAC_IPGS_FL_Msk &amp; ((value) &lt;&lt; GMAC_IPGS_FL_Pos)))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* -------- GMAC_SVLAN : (GMAC Offset: 0x0C0) Stacked VLAN Register -------- */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define GMAC_SVLAN_VLAN_TYPE_Pos 0</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga712a35409d7c2ceb6f0928471e4edcd4">  478</a></span>&#160;<span class="preprocessor">#define GMAC_SVLAN_VLAN_TYPE_Msk (0xffffu &lt;&lt; GMAC_SVLAN_VLAN_TYPE_Pos) </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define GMAC_SVLAN_VLAN_TYPE(value) ((GMAC_SVLAN_VLAN_TYPE_Msk &amp; ((value) &lt;&lt; GMAC_SVLAN_VLAN_TYPE_Pos)))</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga15b39a2c63dcd3af436b8529c21bcd83">  480</a></span>&#160;<span class="preprocessor">#define GMAC_SVLAN_ESVLAN (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TPFCP : (GMAC Offset: 0x0C4) Transmit PFC Pause Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define GMAC_TPFCP_PEV_Pos 0</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga74eafff430e979746ad78db0a513d276">  483</a></span>&#160;<span class="preprocessor">#define GMAC_TPFCP_PEV_Msk (0xffu &lt;&lt; GMAC_TPFCP_PEV_Pos) </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define GMAC_TPFCP_PEV(value) ((GMAC_TPFCP_PEV_Msk &amp; ((value) &lt;&lt; GMAC_TPFCP_PEV_Pos)))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define GMAC_TPFCP_PQ_Pos 8</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8cda8a333f116e23c8acfd8d80ee8d8b">  486</a></span>&#160;<span class="preprocessor">#define GMAC_TPFCP_PQ_Msk (0xffu &lt;&lt; GMAC_TPFCP_PQ_Pos) </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define GMAC_TPFCP_PQ(value) ((GMAC_TPFCP_PQ_Msk &amp; ((value) &lt;&lt; GMAC_TPFCP_PQ_Pos)))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* -------- GMAC_SAMB1 : (GMAC Offset: 0x0C8) Specific Address 1 Mask Bottom Register -------- */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define GMAC_SAMB1_ADDR_Pos 0</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga502b96455e2a25e0e28ea9a0b2aa5ad4">  490</a></span>&#160;<span class="preprocessor">#define GMAC_SAMB1_ADDR_Msk (0xffffffffu &lt;&lt; GMAC_SAMB1_ADDR_Pos) </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define GMAC_SAMB1_ADDR(value) ((GMAC_SAMB1_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAMB1_ADDR_Pos)))</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* -------- GMAC_SAMT1 : (GMAC Offset: 0x0CC) Specific Address 1 Mask Top Register -------- */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define GMAC_SAMT1_ADDR_Pos 0</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga17b645959bedbf3d5c5d46c684dd7a74">  494</a></span>&#160;<span class="preprocessor">#define GMAC_SAMT1_ADDR_Msk (0xffffu &lt;&lt; GMAC_SAMT1_ADDR_Pos) </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define GMAC_SAMT1_ADDR(value) ((GMAC_SAMT1_ADDR_Msk &amp; ((value) &lt;&lt; GMAC_SAMT1_ADDR_Pos)))</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* -------- GMAC_NSC : (GMAC Offset: 0x0DC) 1588 Timer Nanosecond Comparison Register -------- */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define GMAC_NSC_NANOSEC_Pos 0</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2447d0fd2b040a7b78a9e285aea8278e">  498</a></span>&#160;<span class="preprocessor">#define GMAC_NSC_NANOSEC_Msk (0x3fffffu &lt;&lt; GMAC_NSC_NANOSEC_Pos) </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define GMAC_NSC_NANOSEC(value) ((GMAC_NSC_NANOSEC_Msk &amp; ((value) &lt;&lt; GMAC_NSC_NANOSEC_Pos)))</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* -------- GMAC_SCL : (GMAC Offset: 0x0E0) 1588 Timer Second Comparison Low Register -------- */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define GMAC_SCL_SEC_Pos 0</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga60bb7d2c3e7758defb8738d6a736e3ea">  502</a></span>&#160;<span class="preprocessor">#define GMAC_SCL_SEC_Msk (0xffffffffu &lt;&lt; GMAC_SCL_SEC_Pos) </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define GMAC_SCL_SEC(value) ((GMAC_SCL_SEC_Msk &amp; ((value) &lt;&lt; GMAC_SCL_SEC_Pos)))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* -------- GMAC_SCH : (GMAC Offset: 0x0E4) 1588 Timer Second Comparison High Register -------- */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define GMAC_SCH_SEC_Pos 0</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacfca0121dd02e474ab5f783f4aea0b06">  506</a></span>&#160;<span class="preprocessor">#define GMAC_SCH_SEC_Msk (0xffffu &lt;&lt; GMAC_SCH_SEC_Pos) </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define GMAC_SCH_SEC(value) ((GMAC_SCH_SEC_Msk &amp; ((value) &lt;&lt; GMAC_SCH_SEC_Pos)))</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* -------- GMAC_EFTSH : (GMAC Offset: 0x0E8) PTP Event Frame Transmitted Seconds High Register -------- */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define GMAC_EFTSH_RUD_Pos 0</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa43399d57c1ccd607f05118928f20bd1">  510</a></span>&#160;<span class="preprocessor">#define GMAC_EFTSH_RUD_Msk (0xffffu &lt;&lt; GMAC_EFTSH_RUD_Pos) </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_EFRSH : (GMAC Offset: 0x0EC) PTP Event Frame Received Seconds High Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define GMAC_EFRSH_RUD_Pos 0</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2b91b72e0bfe89afa1c3144bf5a6959a">  513</a></span>&#160;<span class="preprocessor">#define GMAC_EFRSH_RUD_Msk (0xffffu &lt;&lt; GMAC_EFRSH_RUD_Pos) </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PEFTSH : (GMAC Offset: 0x0F0) PTP Peer Event Frame Transmitted Seconds High Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define GMAC_PEFTSH_RUD_Pos 0</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4e9f164a14617a3fc6c2b968d3aa92a9">  516</a></span>&#160;<span class="preprocessor">#define GMAC_PEFTSH_RUD_Msk (0xffffu &lt;&lt; GMAC_PEFTSH_RUD_Pos) </span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PEFRSH : (GMAC Offset: 0x0F4) PTP Peer Event Frame Received Seconds High Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define GMAC_PEFRSH_RUD_Pos 0</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga84b058029b46048368f182fadfbedba2">  519</a></span>&#160;<span class="preprocessor">#define GMAC_PEFRSH_RUD_Msk (0xffffu &lt;&lt; GMAC_PEFRSH_RUD_Pos) </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_MID : (GMAC Offset: 0x0FC) Module ID Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define GMAC_MID_MREV_Pos 0</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga54978b559ce64c5de9205c21362f361b">  522</a></span>&#160;<span class="preprocessor">#define GMAC_MID_MREV_Msk (0xffffu &lt;&lt; GMAC_MID_MREV_Pos) </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define GMAC_MID_MID_Pos 16</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7d871ccf49e5a85bf28408b3882911a3">  524</a></span>&#160;<span class="preprocessor">#define GMAC_MID_MID_Msk (0xffffu &lt;&lt; GMAC_MID_MID_Pos) </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_OTLO : (GMAC Offset: 0x100) Octets Transmitted Low Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define GMAC_OTLO_TXO_Pos 0</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab6586cd8d51695f8973d98ccd8dcacf6">  527</a></span>&#160;<span class="preprocessor">#define GMAC_OTLO_TXO_Msk (0xffffffffu &lt;&lt; GMAC_OTLO_TXO_Pos) </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_OTHI : (GMAC Offset: 0x104) Octets Transmitted High Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define GMAC_OTHI_TXO_Pos 0</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8bb4ed4d1393068e148b0d4701ba6193">  530</a></span>&#160;<span class="preprocessor">#define GMAC_OTHI_TXO_Msk (0xffffu &lt;&lt; GMAC_OTHI_TXO_Pos) </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_FT : (GMAC Offset: 0x108) Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define GMAC_FT_FTX_Pos 0</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5bd97b6adfa8cf8f3be321fcbf49d398">  533</a></span>&#160;<span class="preprocessor">#define GMAC_FT_FTX_Msk (0xffffffffu &lt;&lt; GMAC_FT_FTX_Pos) </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_BCFT : (GMAC Offset: 0x10C) Broadcast Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define GMAC_BCFT_BFTX_Pos 0</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3ed88179ac9dd969cdebd55f76a5d230">  536</a></span>&#160;<span class="preprocessor">#define GMAC_BCFT_BFTX_Msk (0xffffffffu &lt;&lt; GMAC_BCFT_BFTX_Pos) </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_MFT : (GMAC Offset: 0x110) Multicast Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define GMAC_MFT_MFTX_Pos 0</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3567bb3ed49010afbb2252ca4b62cc35">  539</a></span>&#160;<span class="preprocessor">#define GMAC_MFT_MFTX_Msk (0xffffffffu &lt;&lt; GMAC_MFT_MFTX_Pos) </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PFT : (GMAC Offset: 0x114) Pause Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define GMAC_PFT_PFTX_Pos 0</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf2778059f9c29b0a61517457d3129b44">  542</a></span>&#160;<span class="preprocessor">#define GMAC_PFT_PFTX_Msk (0xffffu &lt;&lt; GMAC_PFT_PFTX_Pos) </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_BFT64 : (GMAC Offset: 0x118) 64 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define GMAC_BFT64_NFTX_Pos 0</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6e1cd43a003747f6ee88811f0a1e569a">  545</a></span>&#160;<span class="preprocessor">#define GMAC_BFT64_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_BFT64_NFTX_Pos) </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFT127 : (GMAC Offset: 0x11C) 65 to 127 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define GMAC_TBFT127_NFTX_Pos 0</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1a67e0faa3eb1c1df783b3bcebb0188d">  548</a></span>&#160;<span class="preprocessor">#define GMAC_TBFT127_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT127_NFTX_Pos) </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFT255 : (GMAC Offset: 0x120) 128 to 255 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define GMAC_TBFT255_NFTX_Pos 0</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3dff860e340e6db2802ac967b38a8cca">  551</a></span>&#160;<span class="preprocessor">#define GMAC_TBFT255_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT255_NFTX_Pos) </span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFT511 : (GMAC Offset: 0x124) 256 to 511 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define GMAC_TBFT511_NFTX_Pos 0</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2660fb762eb35ec0a1b97fa325df61d3">  554</a></span>&#160;<span class="preprocessor">#define GMAC_TBFT511_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT511_NFTX_Pos) </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFT1023 : (GMAC Offset: 0x128) 512 to 1023 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define GMAC_TBFT1023_NFTX_Pos 0</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga350b1771a573ff12864f2535bbc778f0">  557</a></span>&#160;<span class="preprocessor">#define GMAC_TBFT1023_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT1023_NFTX_Pos) </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFT1518 : (GMAC Offset: 0x12C) 1024 to 1518 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define GMAC_TBFT1518_NFTX_Pos 0</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacf9a10035bec1875a2c2b26da26bcd0f">  560</a></span>&#160;<span class="preprocessor">#define GMAC_TBFT1518_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_TBFT1518_NFTX_Pos) </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_GTBFT1518 : (GMAC Offset: 0x130) Greater Than 1518 Byte Frames Transmitted Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define GMAC_GTBFT1518_NFTX_Pos 0</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2cc3d7b28c840191ba2ee7073d736373">  563</a></span>&#160;<span class="preprocessor">#define GMAC_GTBFT1518_NFTX_Msk (0xffffffffu &lt;&lt; GMAC_GTBFT1518_NFTX_Pos) </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TUR : (GMAC Offset: 0x134) Transmit Underruns Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define GMAC_TUR_TXUNR_Pos 0</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa9b49f63b260b2de7f2338b7bda3f757">  566</a></span>&#160;<span class="preprocessor">#define GMAC_TUR_TXUNR_Msk (0x3ffu &lt;&lt; GMAC_TUR_TXUNR_Pos) </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_SCF : (GMAC Offset: 0x138) Single Collision Frames Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define GMAC_SCF_SCOL_Pos 0</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7b01e090f293983e3ad730f54ea38bda">  569</a></span>&#160;<span class="preprocessor">#define GMAC_SCF_SCOL_Msk (0x3ffffu &lt;&lt; GMAC_SCF_SCOL_Pos) </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_MCF : (GMAC Offset: 0x13C) Multiple Collision Frames Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define GMAC_MCF_MCOL_Pos 0</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab4968cffa915c05f0870488d0f65e102">  572</a></span>&#160;<span class="preprocessor">#define GMAC_MCF_MCOL_Msk (0x3ffffu &lt;&lt; GMAC_MCF_MCOL_Pos) </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_EC : (GMAC Offset: 0x140) Excessive Collisions Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define GMAC_EC_XCOL_Pos 0</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8e8ad955206e7bd23da505bc6a287c59">  575</a></span>&#160;<span class="preprocessor">#define GMAC_EC_XCOL_Msk (0x3ffu &lt;&lt; GMAC_EC_XCOL_Pos) </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_LC : (GMAC Offset: 0x144) Late Collisions Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define GMAC_LC_LCOL_Pos 0</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacd545e55a56be6ea38f4f4c141cfe37f">  578</a></span>&#160;<span class="preprocessor">#define GMAC_LC_LCOL_Msk (0x3ffu &lt;&lt; GMAC_LC_LCOL_Pos) </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_DTF : (GMAC Offset: 0x148) Deferred Transmission Frames Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define GMAC_DTF_DEFT_Pos 0</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga32b47b5b801345c9d56a17eb31cd1a19">  581</a></span>&#160;<span class="preprocessor">#define GMAC_DTF_DEFT_Msk (0x3ffffu &lt;&lt; GMAC_DTF_DEFT_Pos) </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_CSE : (GMAC Offset: 0x14C) Carrier Sense Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define GMAC_CSE_CSR_Pos 0</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa95a700350a1dc7761ce9e01afbfb743">  584</a></span>&#160;<span class="preprocessor">#define GMAC_CSE_CSR_Msk (0x3ffu &lt;&lt; GMAC_CSE_CSR_Pos) </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ORLO : (GMAC Offset: 0x150) Octets Received Low Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define GMAC_ORLO_RXO_Pos 0</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad70ad91385d78bc5589c3255d6032ef3">  587</a></span>&#160;<span class="preprocessor">#define GMAC_ORLO_RXO_Msk (0xffffffffu &lt;&lt; GMAC_ORLO_RXO_Pos) </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ORHI : (GMAC Offset: 0x154) Octets Received High Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define GMAC_ORHI_RXO_Pos 0</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf95253884b3483ac7db5ddb45e6a73f4">  590</a></span>&#160;<span class="preprocessor">#define GMAC_ORHI_RXO_Msk (0xffffu &lt;&lt; GMAC_ORHI_RXO_Pos) </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_FR : (GMAC Offset: 0x158) Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define GMAC_FR_FRX_Pos 0</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa5e2bd4754982997653c19876af89ca2">  593</a></span>&#160;<span class="preprocessor">#define GMAC_FR_FRX_Msk (0xffffffffu &lt;&lt; GMAC_FR_FRX_Pos) </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_BCFR : (GMAC Offset: 0x15C) Broadcast Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define GMAC_BCFR_BFRX_Pos 0</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4083e692955643f85fddc9c0a7451b26">  596</a></span>&#160;<span class="preprocessor">#define GMAC_BCFR_BFRX_Msk (0xffffffffu &lt;&lt; GMAC_BCFR_BFRX_Pos) </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_MFR : (GMAC Offset: 0x160) Multicast Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define GMAC_MFR_MFRX_Pos 0</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabe1ef2dff4fb679432a3bfe82f597c8c">  599</a></span>&#160;<span class="preprocessor">#define GMAC_MFR_MFRX_Msk (0xffffffffu &lt;&lt; GMAC_MFR_MFRX_Pos) </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PFR : (GMAC Offset: 0x164) Pause Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define GMAC_PFR_PFRX_Pos 0</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa230054cca5b54f2c481aee54a571f98">  602</a></span>&#160;<span class="preprocessor">#define GMAC_PFR_PFRX_Msk (0xffffu &lt;&lt; GMAC_PFR_PFRX_Pos) </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_BFR64 : (GMAC Offset: 0x168) 64 Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define GMAC_BFR64_NFRX_Pos 0</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa85bccb4358df59109c4a0f99f9ed190">  605</a></span>&#160;<span class="preprocessor">#define GMAC_BFR64_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_BFR64_NFRX_Pos) </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFR127 : (GMAC Offset: 0x16C) 65 to 127 Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define GMAC_TBFR127_NFRX_Pos 0</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8b2049b16d4a7e162e20c27c0d621f72">  608</a></span>&#160;<span class="preprocessor">#define GMAC_TBFR127_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR127_NFRX_Pos) </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFR255 : (GMAC Offset: 0x170) 128 to 255 Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define GMAC_TBFR255_NFRX_Pos 0</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga36d1c5e15a4b57579b25cd21928e2992">  611</a></span>&#160;<span class="preprocessor">#define GMAC_TBFR255_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR255_NFRX_Pos) </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFR511 : (GMAC Offset: 0x174) 256 to 511 Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define GMAC_TBFR511_NFRX_Pos 0</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga85625a6a826669a3515f9e73e8c41c8a">  614</a></span>&#160;<span class="preprocessor">#define GMAC_TBFR511_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR511_NFRX_Pos) </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFR1023 : (GMAC Offset: 0x178) 512 to 1023 Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define GMAC_TBFR1023_NFRX_Pos 0</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae15cf4c1a0b453937016db75bfffb650">  617</a></span>&#160;<span class="preprocessor">#define GMAC_TBFR1023_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR1023_NFRX_Pos) </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBFR1518 : (GMAC Offset: 0x17C) 1024 to 1518 Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define GMAC_TBFR1518_NFRX_Pos 0</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga028e1187101eff54cfce02d8898af514">  620</a></span>&#160;<span class="preprocessor">#define GMAC_TBFR1518_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TBFR1518_NFRX_Pos) </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TMXBFR : (GMAC Offset: 0x180) 1519 to Maximum Byte Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define GMAC_TMXBFR_NFRX_Pos 0</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga384a4e29974a6b82cf2365dbb5137368">  623</a></span>&#160;<span class="preprocessor">#define GMAC_TMXBFR_NFRX_Msk (0xffffffffu &lt;&lt; GMAC_TMXBFR_NFRX_Pos) </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_UFR : (GMAC Offset: 0x184) Undersize Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define GMAC_UFR_UFRX_Pos 0</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac817943c6d2d169e5aa703fd924bfa60">  626</a></span>&#160;<span class="preprocessor">#define GMAC_UFR_UFRX_Msk (0x3ffu &lt;&lt; GMAC_UFR_UFRX_Pos) </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_OFR : (GMAC Offset: 0x188) Oversize Frames Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define GMAC_OFR_OFRX_Pos 0</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga013b88793d12a5cca266c2e3e953bf2e">  629</a></span>&#160;<span class="preprocessor">#define GMAC_OFR_OFRX_Msk (0x3ffu &lt;&lt; GMAC_OFR_OFRX_Pos) </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_JR : (GMAC Offset: 0x18C) Jabbers Received Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define GMAC_JR_JRX_Pos 0</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga20b51984f32d5d083b0ae4ebdca3ff41">  632</a></span>&#160;<span class="preprocessor">#define GMAC_JR_JRX_Msk (0x3ffu &lt;&lt; GMAC_JR_JRX_Pos) </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_FCSE : (GMAC Offset: 0x190) Frame Check Sequence Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define GMAC_FCSE_FCKR_Pos 0</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2ccc49c47007250d0fcabd4f3c61026a">  635</a></span>&#160;<span class="preprocessor">#define GMAC_FCSE_FCKR_Msk (0x3ffu &lt;&lt; GMAC_FCSE_FCKR_Pos) </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_LFFE : (GMAC Offset: 0x194) Length Field Frame Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define GMAC_LFFE_LFER_Pos 0</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacc161400a5c05623b0f2e21c34904380">  638</a></span>&#160;<span class="preprocessor">#define GMAC_LFFE_LFER_Msk (0x3ffu &lt;&lt; GMAC_LFFE_LFER_Pos) </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_RSE : (GMAC Offset: 0x198) Receive Symbol Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define GMAC_RSE_RXSE_Pos 0</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8903707c8a2325c20c9ba29c036b0a3a">  641</a></span>&#160;<span class="preprocessor">#define GMAC_RSE_RXSE_Msk (0x3ffu &lt;&lt; GMAC_RSE_RXSE_Pos) </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_AE : (GMAC Offset: 0x19C) Alignment Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define GMAC_AE_AER_Pos 0</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9497556190df8f17277d933e55535460">  644</a></span>&#160;<span class="preprocessor">#define GMAC_AE_AER_Msk (0x3ffu &lt;&lt; GMAC_AE_AER_Pos) </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_RRE : (GMAC Offset: 0x1A0) Receive Resource Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define GMAC_RRE_RXRER_Pos 0</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadf41782c23f451aeb9f724dedf196f26">  647</a></span>&#160;<span class="preprocessor">#define GMAC_RRE_RXRER_Msk (0x3ffffu &lt;&lt; GMAC_RRE_RXRER_Pos) </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ROE : (GMAC Offset: 0x1A4) Receive Overrun Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define GMAC_ROE_RXOVR_Pos 0</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga62aaa204a9495975fa2fb1481fe3e480">  650</a></span>&#160;<span class="preprocessor">#define GMAC_ROE_RXOVR_Msk (0x3ffu &lt;&lt; GMAC_ROE_RXOVR_Pos) </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IHCE : (GMAC Offset: 0x1A8) IP Header Checksum Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define GMAC_IHCE_HCKER_Pos 0</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga60455f861ecf20156bcfddb5cbaab43a">  653</a></span>&#160;<span class="preprocessor">#define GMAC_IHCE_HCKER_Msk (0xffu &lt;&lt; GMAC_IHCE_HCKER_Pos) </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TCE : (GMAC Offset: 0x1AC) TCP Checksum Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define GMAC_TCE_TCKER_Pos 0</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9a9d8ec67e55792a0e1eb61e646c6e78">  656</a></span>&#160;<span class="preprocessor">#define GMAC_TCE_TCKER_Msk (0xffu &lt;&lt; GMAC_TCE_TCKER_Pos) </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_UCE : (GMAC Offset: 0x1B0) UDP Checksum Errors Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define GMAC_UCE_UCKER_Pos 0</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab8ae6e85098b4c15b2ee11189e42c415">  659</a></span>&#160;<span class="preprocessor">#define GMAC_UCE_UCKER_Msk (0xffu &lt;&lt; GMAC_UCE_UCKER_Pos) </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TISUBN : (GMAC Offset: 0x1BC) 1588 Timer Increment Sub-nanoseconds Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define GMAC_TISUBN_LSBTIR_Pos 0</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga13bc69fe3e9340ed8278e723a1637ec0">  662</a></span>&#160;<span class="preprocessor">#define GMAC_TISUBN_LSBTIR_Msk (0xffffu &lt;&lt; GMAC_TISUBN_LSBTIR_Pos) </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define GMAC_TISUBN_LSBTIR(value) ((GMAC_TISUBN_LSBTIR_Msk &amp; ((value) &lt;&lt; GMAC_TISUBN_LSBTIR_Pos)))</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/* -------- GMAC_TSH : (GMAC Offset: 0x1C0) 1588 Timer Seconds High Register -------- */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define GMAC_TSH_TCS_Pos 0</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac677df57fd14d3dd92d0b91daada842b">  666</a></span>&#160;<span class="preprocessor">#define GMAC_TSH_TCS_Msk (0xffffu &lt;&lt; GMAC_TSH_TCS_Pos) </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define GMAC_TSH_TCS(value) ((GMAC_TSH_TCS_Msk &amp; ((value) &lt;&lt; GMAC_TSH_TCS_Pos)))</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* -------- GMAC_TSL : (GMAC Offset: 0x1D0) 1588 Timer Seconds Low Register -------- */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define GMAC_TSL_TCS_Pos 0</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaff2e3312410ca9417e313796f8dac27c">  670</a></span>&#160;<span class="preprocessor">#define GMAC_TSL_TCS_Msk (0xffffffffu &lt;&lt; GMAC_TSL_TCS_Pos) </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define GMAC_TSL_TCS(value) ((GMAC_TSL_TCS_Msk &amp; ((value) &lt;&lt; GMAC_TSL_TCS_Pos)))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">/* -------- GMAC_TN : (GMAC Offset: 0x1D4) 1588 Timer Nanoseconds Register -------- */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define GMAC_TN_TNS_Pos 0</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga82c2a88372db2dc5d5d700b63c0ec4fc">  674</a></span>&#160;<span class="preprocessor">#define GMAC_TN_TNS_Msk (0x3fffffffu &lt;&lt; GMAC_TN_TNS_Pos) </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define GMAC_TN_TNS(value) ((GMAC_TN_TNS_Msk &amp; ((value) &lt;&lt; GMAC_TN_TNS_Pos)))</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* -------- GMAC_TA : (GMAC Offset: 0x1D8) 1588 Timer Adjust Register -------- */</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define GMAC_TA_ITDT_Pos 0</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga34c6aad04528e21f7361d585fa8c8de5">  678</a></span>&#160;<span class="preprocessor">#define GMAC_TA_ITDT_Msk (0x3fffffffu &lt;&lt; GMAC_TA_ITDT_Pos) </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define GMAC_TA_ITDT(value) ((GMAC_TA_ITDT_Msk &amp; ((value) &lt;&lt; GMAC_TA_ITDT_Pos)))</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga71b891fe014c77e534b084b3afa16ffd">  680</a></span>&#160;<span class="preprocessor">#define GMAC_TA_ADJ (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TI : (GMAC Offset: 0x1DC) 1588 Timer Increment Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define GMAC_TI_CNS_Pos 0</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gade1be71165e92b0b8d5e29e773099cb7">  683</a></span>&#160;<span class="preprocessor">#define GMAC_TI_CNS_Msk (0xffu &lt;&lt; GMAC_TI_CNS_Pos) </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define GMAC_TI_CNS(value) ((GMAC_TI_CNS_Msk &amp; ((value) &lt;&lt; GMAC_TI_CNS_Pos)))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define GMAC_TI_ACNS_Pos 8</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac7156a46ba790d05ff6b61bf5e0ca0b3">  686</a></span>&#160;<span class="preprocessor">#define GMAC_TI_ACNS_Msk (0xffu &lt;&lt; GMAC_TI_ACNS_Pos) </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define GMAC_TI_ACNS(value) ((GMAC_TI_ACNS_Msk &amp; ((value) &lt;&lt; GMAC_TI_ACNS_Pos)))</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define GMAC_TI_NIT_Pos 16</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1c6cb02b42ee579c5ca8228e382a5414">  689</a></span>&#160;<span class="preprocessor">#define GMAC_TI_NIT_Msk (0xffu &lt;&lt; GMAC_TI_NIT_Pos) </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define GMAC_TI_NIT(value) ((GMAC_TI_NIT_Msk &amp; ((value) &lt;&lt; GMAC_TI_NIT_Pos)))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/* -------- GMAC_EFTSL : (GMAC Offset: 0x1E0) PTP Event Frame Transmitted Seconds Low Register -------- */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define GMAC_EFTSL_RUD_Pos 0</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga74df29256ff3a7f4146f5db5032814b8">  693</a></span>&#160;<span class="preprocessor">#define GMAC_EFTSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_EFTSL_RUD_Pos) </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_EFTN : (GMAC Offset: 0x1E4) PTP Event Frame Transmitted Nanoseconds Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define GMAC_EFTN_RUD_Pos 0</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3ce32a9128a544e613a13ab6163f6f8d">  696</a></span>&#160;<span class="preprocessor">#define GMAC_EFTN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_EFTN_RUD_Pos) </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_EFRSL : (GMAC Offset: 0x1E8) PTP Event Frame Received Seconds Low Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define GMAC_EFRSL_RUD_Pos 0</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6fbc22fb24a4349adabd59d69be72df3">  699</a></span>&#160;<span class="preprocessor">#define GMAC_EFRSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_EFRSL_RUD_Pos) </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_EFRN : (GMAC Offset: 0x1EC) PTP Event Frame Received Nanoseconds Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define GMAC_EFRN_RUD_Pos 0</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf409374ab1a25350a41fe969a03ae076">  702</a></span>&#160;<span class="preprocessor">#define GMAC_EFRN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_EFRN_RUD_Pos) </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PEFTSL : (GMAC Offset: 0x1F0) PTP Peer Event Frame Transmitted Seconds Low Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define GMAC_PEFTSL_RUD_Pos 0</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga504830271c3b00455ab1bae2104d658b">  705</a></span>&#160;<span class="preprocessor">#define GMAC_PEFTSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_PEFTSL_RUD_Pos) </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PEFTN : (GMAC Offset: 0x1F4) PTP Peer Event Frame Transmitted Nanoseconds Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define GMAC_PEFTN_RUD_Pos 0</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7d8238d107b30d94774eb27bb50baf02">  708</a></span>&#160;<span class="preprocessor">#define GMAC_PEFTN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_PEFTN_RUD_Pos) </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PEFRSL : (GMAC Offset: 0x1F8) PTP Peer Event Frame Received Seconds Low Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define GMAC_PEFRSL_RUD_Pos 0</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga38c6f5b7e50672e5c6297b2dde737c68">  711</a></span>&#160;<span class="preprocessor">#define GMAC_PEFRSL_RUD_Msk (0xffffffffu &lt;&lt; GMAC_PEFRSL_RUD_Pos) </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_PEFRN : (GMAC Offset: 0x1FC) PTP Peer Event Frame Received Nanoseconds Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define GMAC_PEFRN_RUD_Pos 0</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac0dda0ceeba4ae72c448f69847e241f7">  714</a></span>&#160;<span class="preprocessor">#define GMAC_PEFRN_RUD_Msk (0x3fffffffu &lt;&lt; GMAC_PEFRN_RUD_Pos) </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ISRPQ[2] : (GMAC Offset: 0x400) Interrupt Status Register Priority Queue  (index = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6ea3a16f5160bc326bd2acb3d06fbfb8">  716</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga876a4373d00d27e3159e9be88d8de253">  717</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7f11cdfc1cac98a1cd9ac8bbccb3da23">  718</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga054debe3f58e259af5c39658251051af">  719</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga694920e6cdd037d3c7e074d7f23d7f70">  720</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabad1f84fcf95f659ab53e3b716369dee">  721</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga00b8ef6dfd3d9be149c81e61e52e5e9d">  722</a></span>&#160;<span class="preprocessor">#define GMAC_ISRPQ_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_TBQBAPQ[2] : (GMAC Offset: 0x440) Transmit Buffer Queue Base Address Register Priority Queue  (index = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define GMAC_TBQBAPQ_TXBQBA_Pos 2</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga936cd2f46a6cb1f85d3d4582fcb93e83">  725</a></span>&#160;<span class="preprocessor">#define GMAC_TBQBAPQ_TXBQBA_Msk (0x3fffffffu &lt;&lt; GMAC_TBQBAPQ_TXBQBA_Pos) </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define GMAC_TBQBAPQ_TXBQBA(value) ((GMAC_TBQBAPQ_TXBQBA_Msk &amp; ((value) &lt;&lt; GMAC_TBQBAPQ_TXBQBA_Pos)))</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* -------- GMAC_RBQBAPQ[2] : (GMAC Offset: 0x480) Receive Buffer Queue Base Address Register Priority Queue  (index = 1) -------- */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define GMAC_RBQBAPQ_RXBQBA_Pos 2</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaefda0915b8771d7a034d9a973cfbbdff">  729</a></span>&#160;<span class="preprocessor">#define GMAC_RBQBAPQ_RXBQBA_Msk (0x3fffffffu &lt;&lt; GMAC_RBQBAPQ_RXBQBA_Pos) </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define GMAC_RBQBAPQ_RXBQBA(value) ((GMAC_RBQBAPQ_RXBQBA_Msk &amp; ((value) &lt;&lt; GMAC_RBQBAPQ_RXBQBA_Pos)))</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/* -------- GMAC_RBSRPQ[2] : (GMAC Offset: 0x4A0) Receive Buffer Size Register Priority Queue  (index = 1) -------- */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define GMAC_RBSRPQ_RBS_Pos 0</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf1e9b5b1ebc73a018be02053c1229264">  733</a></span>&#160;<span class="preprocessor">#define GMAC_RBSRPQ_RBS_Msk (0xffffu &lt;&lt; GMAC_RBSRPQ_RBS_Pos) </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define GMAC_RBSRPQ_RBS(value) ((GMAC_RBSRPQ_RBS_Msk &amp; ((value) &lt;&lt; GMAC_RBSRPQ_RBS_Pos)))</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* -------- GMAC_CBSCR : (GMAC Offset: 0x4BC) Credit-Based Shaping Control Register -------- */</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad2dc4c87a7cbd99e6abb3ab99da32845">  736</a></span>&#160;<span class="preprocessor">#define GMAC_CBSCR_QBE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga31e7409d229347876807aeb4e1f8f097">  737</a></span>&#160;<span class="preprocessor">#define GMAC_CBSCR_QAE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_CBSISQA : (GMAC Offset: 0x4C0) Credit-Based Shaping IdleSlope Register for Queue A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define GMAC_CBSISQA_IS_Pos 0</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2f7f39464787c0436b82eb0befa6e690">  740</a></span>&#160;<span class="preprocessor">#define GMAC_CBSISQA_IS_Msk (0xffffffffu &lt;&lt; GMAC_CBSISQA_IS_Pos) </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define GMAC_CBSISQA_IS(value) ((GMAC_CBSISQA_IS_Msk &amp; ((value) &lt;&lt; GMAC_CBSISQA_IS_Pos)))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/* -------- GMAC_CBSISQB : (GMAC Offset: 0x4C4) Credit-Based Shaping IdleSlope Register for Queue B -------- */</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define GMAC_CBSISQB_IS_Pos 0</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae23af9b2e081f22e3575d37ee39ee8f5">  744</a></span>&#160;<span class="preprocessor">#define GMAC_CBSISQB_IS_Msk (0xffffffffu &lt;&lt; GMAC_CBSISQB_IS_Pos) </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define GMAC_CBSISQB_IS(value) ((GMAC_CBSISQB_IS_Msk &amp; ((value) &lt;&lt; GMAC_CBSISQB_IS_Pos)))</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/* -------- GMAC_ST1RPQ[4] : (GMAC Offset: 0x500) Screening Type 1 Register Priority Queue  (index = 0) -------- */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_QNB_Pos 0</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga116b03c1235186e0c4bc6215fe077a49">  748</a></span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_QNB_Msk (0x7u &lt;&lt; GMAC_ST1RPQ_QNB_Pos) </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_QNB(value) ((GMAC_ST1RPQ_QNB_Msk &amp; ((value) &lt;&lt; GMAC_ST1RPQ_QNB_Pos)))</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_DSTCM_Pos 4</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga925bc8b1978cd1f63470544451c01772">  751</a></span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_DSTCM_Msk (0xffu &lt;&lt; GMAC_ST1RPQ_DSTCM_Pos) </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_DSTCM(value) ((GMAC_ST1RPQ_DSTCM_Msk &amp; ((value) &lt;&lt; GMAC_ST1RPQ_DSTCM_Pos)))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_UDPM_Pos 12</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacad8d7c77c2e77ee90c402350a8d23af">  754</a></span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_UDPM_Msk (0xffffu &lt;&lt; GMAC_ST1RPQ_UDPM_Pos) </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_UDPM(value) ((GMAC_ST1RPQ_UDPM_Msk &amp; ((value) &lt;&lt; GMAC_ST1RPQ_UDPM_Pos)))</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga042f6289579971220bd2d7b47789e709">  756</a></span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_DSTCE (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga172c3438c9a3bc9abc2ac43c1e866fe6">  757</a></span>&#160;<span class="preprocessor">#define GMAC_ST1RPQ_UDPE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2RPQ[8] : (GMAC Offset: 0x540) Screening Type 2 Register Priority Queue  (index = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_QNB_Pos 0</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga121ddbbfd4f7c96bd510312eccf21f4d">  760</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_QNB_Msk (0x7u &lt;&lt; GMAC_ST2RPQ_QNB_Pos) </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_QNB(value) ((GMAC_ST2RPQ_QNB_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_QNB_Pos)))</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_VLANP_Pos 4</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3797e86207092cb999b1aafb46c20acb">  763</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_VLANP_Msk (0x7u &lt;&lt; GMAC_ST2RPQ_VLANP_Pos) </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_VLANP(value) ((GMAC_ST2RPQ_VLANP_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_VLANP_Pos)))</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga510bf5ff8627ee99859acde527d5d86c">  765</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_VLANE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_I2ETH_Pos 9</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac6148f138674902973da48d5a22d826e">  767</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_I2ETH_Msk (0x7u &lt;&lt; GMAC_ST2RPQ_I2ETH_Pos) </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_I2ETH(value) ((GMAC_ST2RPQ_I2ETH_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_I2ETH_Pos)))</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacc39d5722abf8582a18331f3c7bc502a">  769</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_ETHE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPA_Pos 13</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf1659ef279185f80abed2bb4878dfa5d">  771</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPA_Msk (0x1fu &lt;&lt; GMAC_ST2RPQ_COMPA_Pos) </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPA(value) ((GMAC_ST2RPQ_COMPA_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_COMPA_Pos)))</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga09be0172b68656354ed4ed18b0f3c312">  773</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPAE (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPB_Pos 19</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab8a1d6edf87aa020f9ac5dab012c499d">  775</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPB_Msk (0x1fu &lt;&lt; GMAC_ST2RPQ_COMPB_Pos) </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPB(value) ((GMAC_ST2RPQ_COMPB_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_COMPB_Pos)))</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga94950b5b38ad5b929bd50b14482c4dda">  777</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPBE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPC_Pos 25</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4aa7a5ec392635ce0ceb4c7d8f26f438">  779</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPC_Msk (0x1fu &lt;&lt; GMAC_ST2RPQ_COMPC_Pos) </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPC(value) ((GMAC_ST2RPQ_COMPC_Msk &amp; ((value) &lt;&lt; GMAC_ST2RPQ_COMPC_Pos)))</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3dcf70ea0afd1c9ce9c659fa9af611d0">  781</a></span>&#160;<span class="preprocessor">#define GMAC_ST2RPQ_COMPCE (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IERPQ[2] : (GMAC Offset: 0x600) Interrupt Enable Register Priority Queue  (index = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7f1b7855a84c42a942e2f3d986a9d65a">  783</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9e20bf6961344212900f8342727d09bd">  784</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae27d296675c812a8f4aaedbcdb930379">  785</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa801a5e7a330ce350590bfd2aa6be841">  786</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab30e8199f302d9db875471495d2dcb83">  787</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab72f59f7fe751e546e3c9727fedd2e38">  788</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0bf011798b2952235c079fa3753f495f">  789</a></span>&#160;<span class="preprocessor">#define GMAC_IERPQ_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IDRPQ[2] : (GMAC Offset: 0x620) Interrupt Disable Register Priority Queue  (index = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0c8fbb03836000dec5315f1b53c296f2">  791</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5619d9021fd9a9ea1c36b5104cec84fd">  792</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga819c7b43105fd43df88f217992d53947">  793</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7d2641ba1b19818c9888c718cbfbacd9">  794</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_TFC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga74e9ed095735a3ad2194fd8c5c622a0f">  795</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gade10274509d4f8c8f61163a1736b50a0">  796</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga35d2c815bacb1ef6a6f6f8f074e9ba69">  797</a></span>&#160;<span class="preprocessor">#define GMAC_IDRPQ_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_IMRPQ[2] : (GMAC Offset: 0x640) Interrupt Mask Register Priority Queue  (index = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3f2acd96ef015ab54526ec65ee3ae42a">  799</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_RCOMP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3a54453222a4d223ec6c9c354dfcb48c">  800</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_RXUBR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadb7a85f9d69c562afaf85baee0c617c9">  801</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_RLEX (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga27358355df4d424999b6da117b4ce991">  802</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_AHB (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga292feecb9454427b62804f647e5508a0">  803</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_TCOMP (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadc8277962b306b723ef390a824a05c12">  804</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_ROVR (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga78c858ae4cc7578674ca1ac86b9b9a16">  805</a></span>&#160;<span class="preprocessor">#define GMAC_IMRPQ_HRESP (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2ER[4] : (GMAC Offset: 0x6E0) Screening Type 2 Ethertype Register  (index = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define GMAC_ST2ER_COMPVAL_Pos 0</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabbb9dd848f8465fdaeefca5e6d6e2db4">  808</a></span>&#160;<span class="preprocessor">#define GMAC_ST2ER_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2ER_COMPVAL_Pos) </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define GMAC_ST2ER_COMPVAL(value) ((GMAC_ST2ER_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2ER_COMPVAL_Pos)))</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/* -------- GMAC_ST2CW00 : (GMAC Offset: 0x700) Screening Type 2 Compare Word 0 Register  (index = 0) -------- */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define GMAC_ST2CW00_MASKVAL_Pos 0</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga921e08a338e2caa2e273336374d631bc">  812</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW00_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW00_MASKVAL_Pos) </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define GMAC_ST2CW00_MASKVAL(value) ((GMAC_ST2CW00_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW00_MASKVAL_Pos)))</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define GMAC_ST2CW00_COMPVAL_Pos 16</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9e15226a0db8a1f3e35ab499ef9c9971">  815</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW00_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW00_COMPVAL_Pos) </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define GMAC_ST2CW00_COMPVAL(value) ((GMAC_ST2CW00_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW00_COMPVAL_Pos)))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* -------- GMAC_ST2CW10 : (GMAC Offset: 0x704) Screening Type 2 Compare Word 1 Register  (index = 0) -------- */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define GMAC_ST2CW10_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae900e27a75eabf8330e037cd615f7b51">  819</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW10_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW10_OFFSVAL_Pos) </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define GMAC_ST2CW10_OFFSVAL(value) ((GMAC_ST2CW10_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW10_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define GMAC_ST2CW10_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabc8690fb601150d928fd4632e489bad7">  822</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW10_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW10_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define GMAC_ST2CW10_OFFSSTRT(value) ((GMAC_ST2CW10_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW10_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gacea406e2cd17ddd6176a03a21330a7fd">  824</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8618cf4caf24778aa490141670cb1c78">  825</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac25177c6e329ffcc9a5a3b4b8ed6158b">  826</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga72684d2032380d00c3d79bac288970dd">  827</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW10_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW01 : (GMAC Offset: 0x708) Screening Type 2 Compare Word 0 Register  (index = 1) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define GMAC_ST2CW01_MASKVAL_Pos 0</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae68ea9a608305910c8556aa49821bd21">  830</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW01_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW01_MASKVAL_Pos) </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define GMAC_ST2CW01_MASKVAL(value) ((GMAC_ST2CW01_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW01_MASKVAL_Pos)))</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define GMAC_ST2CW01_COMPVAL_Pos 16</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga48da0813af6c13560c0e071608f4d6ff">  833</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW01_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW01_COMPVAL_Pos) </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define GMAC_ST2CW01_COMPVAL(value) ((GMAC_ST2CW01_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW01_COMPVAL_Pos)))</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/* -------- GMAC_ST2CW11 : (GMAC Offset: 0x70C) Screening Type 2 Compare Word 1 Register  (index = 1) -------- */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define GMAC_ST2CW11_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1fdc32a18e762e636fc3d07b0e8bb32b">  837</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW11_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW11_OFFSVAL_Pos) </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define GMAC_ST2CW11_OFFSVAL(value) ((GMAC_ST2CW11_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW11_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define GMAC_ST2CW11_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac424382123f6ce476dea308b4a6ffdd9">  840</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW11_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW11_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define GMAC_ST2CW11_OFFSSTRT(value) ((GMAC_ST2CW11_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW11_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab232b096f7789e863a94d0d3ba0dfc0c">  842</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga016caa5db9bdaf635e8edb926cee9f40">  843</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga30158e102fa028fda2b792da21e45531">  844</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf23f541bf8ed39537580c88f9b466aaa">  845</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW11_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW02 : (GMAC Offset: 0x710) Screening Type 2 Compare Word 0 Register  (index = 2) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define GMAC_ST2CW02_MASKVAL_Pos 0</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab6ec87c6d8088f6315c48c31740e84fe">  848</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW02_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW02_MASKVAL_Pos) </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define GMAC_ST2CW02_MASKVAL(value) ((GMAC_ST2CW02_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW02_MASKVAL_Pos)))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define GMAC_ST2CW02_COMPVAL_Pos 16</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9b6ea006951e9fd1a44e771612150433">  851</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW02_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW02_COMPVAL_Pos) </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define GMAC_ST2CW02_COMPVAL(value) ((GMAC_ST2CW02_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW02_COMPVAL_Pos)))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* -------- GMAC_ST2CW12 : (GMAC Offset: 0x714) Screening Type 2 Compare Word 1 Register  (index = 2) -------- */</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define GMAC_ST2CW12_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga95bfca3d28bc1c0f4d0b3971255161fa">  855</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW12_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW12_OFFSVAL_Pos) </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define GMAC_ST2CW12_OFFSVAL(value) ((GMAC_ST2CW12_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW12_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define GMAC_ST2CW12_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga220e5d51f50d08df75307f2da7f55e42">  858</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW12_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW12_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define GMAC_ST2CW12_OFFSSTRT(value) ((GMAC_ST2CW12_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW12_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab73da65a37e6dcfbb1def8e5c0e08184">  860</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga37c45624ec98a85ed649d8acdc13e541">  861</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga632c60a499153614535a08467c2bc068">  862</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5d6d1664ac151e087262ecfbe28f1ba4">  863</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW12_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW03 : (GMAC Offset: 0x718) Screening Type 2 Compare Word 0 Register  (index = 3) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define GMAC_ST2CW03_MASKVAL_Pos 0</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7228ea6adf3e3cef3fc3d09348dbc7ee">  866</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW03_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW03_MASKVAL_Pos) </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define GMAC_ST2CW03_MASKVAL(value) ((GMAC_ST2CW03_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW03_MASKVAL_Pos)))</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define GMAC_ST2CW03_COMPVAL_Pos 16</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabe7cf1cd012940de7c9c4ba36148dfe0">  869</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW03_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW03_COMPVAL_Pos) </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define GMAC_ST2CW03_COMPVAL(value) ((GMAC_ST2CW03_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW03_COMPVAL_Pos)))</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* -------- GMAC_ST2CW13 : (GMAC Offset: 0x71C) Screening Type 2 Compare Word 1 Register  (index = 3) -------- */</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define GMAC_ST2CW13_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga89f03d469dad448436bedba4e7563463">  873</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW13_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW13_OFFSVAL_Pos) </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define GMAC_ST2CW13_OFFSVAL(value) ((GMAC_ST2CW13_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW13_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define GMAC_ST2CW13_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga37bf8aabb14767ec46e707b2f523620c">  876</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW13_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW13_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define GMAC_ST2CW13_OFFSSTRT(value) ((GMAC_ST2CW13_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW13_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gafc44a7401067be036541c4e7549fdf05">  878</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab6ee73298820965f3331f47aa7432cab">  879</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa825c8362a8d863f032e26f6b0157c77">  880</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad6e915af3f9b558846d6e4d4531a4db7">  881</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW13_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW04 : (GMAC Offset: 0x720) Screening Type 2 Compare Word 0 Register  (index = 4) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define GMAC_ST2CW04_MASKVAL_Pos 0</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4394077d563ce8a66f566e49b3370d14">  884</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW04_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW04_MASKVAL_Pos) </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define GMAC_ST2CW04_MASKVAL(value) ((GMAC_ST2CW04_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW04_MASKVAL_Pos)))</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define GMAC_ST2CW04_COMPVAL_Pos 16</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf395aed83489a7df656bd43f1b89c043">  887</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW04_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW04_COMPVAL_Pos) </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define GMAC_ST2CW04_COMPVAL(value) ((GMAC_ST2CW04_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW04_COMPVAL_Pos)))</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* -------- GMAC_ST2CW14 : (GMAC Offset: 0x724) Screening Type 2 Compare Word 1 Register  (index = 4) -------- */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define GMAC_ST2CW14_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8266494cf10d0b97cd2948761a8a4962">  891</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW14_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW14_OFFSVAL_Pos) </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define GMAC_ST2CW14_OFFSVAL(value) ((GMAC_ST2CW14_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW14_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define GMAC_ST2CW14_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7667912deb8761981013e0e703f09243">  894</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW14_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW14_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define GMAC_ST2CW14_OFFSSTRT(value) ((GMAC_ST2CW14_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW14_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf93740a9905750a5f28eb0e63c7f4872">  896</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae7cff136a4c85bcc700c64853d16a14b">  897</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga25bb9224c8e022802cb49d71e9407387">  898</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3e046597747ef937c5a082742bf057b3">  899</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW14_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW05 : (GMAC Offset: 0x728) Screening Type 2 Compare Word 0 Register  (index = 5) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define GMAC_ST2CW05_MASKVAL_Pos 0</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac6e128d845b3bc8cc07d943e547e54a1">  902</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW05_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW05_MASKVAL_Pos) </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define GMAC_ST2CW05_MASKVAL(value) ((GMAC_ST2CW05_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW05_MASKVAL_Pos)))</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define GMAC_ST2CW05_COMPVAL_Pos 16</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4fed340f7f3215dafbc1a6188948e71c">  905</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW05_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW05_COMPVAL_Pos) </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define GMAC_ST2CW05_COMPVAL(value) ((GMAC_ST2CW05_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW05_COMPVAL_Pos)))</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/* -------- GMAC_ST2CW15 : (GMAC Offset: 0x72C) Screening Type 2 Compare Word 1 Register  (index = 5) -------- */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define GMAC_ST2CW15_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5568bdd3e5c39c5a07148b3a4f238568">  909</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW15_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW15_OFFSVAL_Pos) </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define GMAC_ST2CW15_OFFSVAL(value) ((GMAC_ST2CW15_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW15_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define GMAC_ST2CW15_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga09278b6f0c333c3f9c7e93be55b01f5f">  912</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW15_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW15_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define GMAC_ST2CW15_OFFSSTRT(value) ((GMAC_ST2CW15_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW15_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac98fe4c5bcbe2e8a1f627d4589ebddf6">  914</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga46e49d4735f7b10fbfe59d5f5e98fc2d">  915</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6fe7a3c1c257b8764c0abd8112e6f656">  916</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga807bc6f0619c7afb33746d81aa88f5d7">  917</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW15_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW06 : (GMAC Offset: 0x730) Screening Type 2 Compare Word 0 Register  (index = 6) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define GMAC_ST2CW06_MASKVAL_Pos 0</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab9551388c104d77140ec7670de967181">  920</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW06_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW06_MASKVAL_Pos) </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define GMAC_ST2CW06_MASKVAL(value) ((GMAC_ST2CW06_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW06_MASKVAL_Pos)))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define GMAC_ST2CW06_COMPVAL_Pos 16</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga258850fddaf8cab9ebde0a4212f28811">  923</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW06_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW06_COMPVAL_Pos) </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define GMAC_ST2CW06_COMPVAL(value) ((GMAC_ST2CW06_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW06_COMPVAL_Pos)))</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/* -------- GMAC_ST2CW16 : (GMAC Offset: 0x734) Screening Type 2 Compare Word 1 Register  (index = 6) -------- */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define GMAC_ST2CW16_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8bc12c0a6e710b9b77d1e9c964417dd1">  927</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW16_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW16_OFFSVAL_Pos) </span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define GMAC_ST2CW16_OFFSVAL(value) ((GMAC_ST2CW16_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW16_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define GMAC_ST2CW16_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaecb951a57ec8351828cf0b355bd601c1">  930</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW16_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW16_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define GMAC_ST2CW16_OFFSSTRT(value) ((GMAC_ST2CW16_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW16_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3505c9b88aae232779b3c9e07b45c136">  932</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa5c5294e5b80744a89e0d03c7c5910ab">  933</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9ae3e85a4563be1569cbac26ee299275">  934</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae18a6da2881614087005a5ced938f337">  935</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW16_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW07 : (GMAC Offset: 0x738) Screening Type 2 Compare Word 0 Register  (index = 7) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define GMAC_ST2CW07_MASKVAL_Pos 0</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaec7a742926e8d771dfb359cfc38959a0">  938</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW07_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW07_MASKVAL_Pos) </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define GMAC_ST2CW07_MASKVAL(value) ((GMAC_ST2CW07_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW07_MASKVAL_Pos)))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define GMAC_ST2CW07_COMPVAL_Pos 16</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab5f156a21dbc6f907c6b3be164e1f864">  941</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW07_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW07_COMPVAL_Pos) </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define GMAC_ST2CW07_COMPVAL(value) ((GMAC_ST2CW07_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW07_COMPVAL_Pos)))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/* -------- GMAC_ST2CW17 : (GMAC Offset: 0x73C) Screening Type 2 Compare Word 1 Register  (index = 7) -------- */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define GMAC_ST2CW17_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga97157436e4b56095515dca0135630967">  945</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW17_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW17_OFFSVAL_Pos) </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define GMAC_ST2CW17_OFFSVAL(value) ((GMAC_ST2CW17_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW17_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define GMAC_ST2CW17_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga23d094259c94b87abb7a505ace1f504e">  948</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW17_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW17_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define GMAC_ST2CW17_OFFSSTRT(value) ((GMAC_ST2CW17_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW17_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8cb6fd5d17dc67fb6108755311b9bad4">  950</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga73d161ed3af736b0f89b96c22a4d1090">  951</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6cd6f8f4a377c9224c0f051b189e8ffe">  952</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa1fded62434a9d763c74c4583e0c6324">  953</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW17_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW08 : (GMAC Offset: 0x740) Screening Type 2 Compare Word 0 Register  (index = 8) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define GMAC_ST2CW08_MASKVAL_Pos 0</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaafeb6de879cef9024cb00fabec585d7d">  956</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW08_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW08_MASKVAL_Pos) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define GMAC_ST2CW08_MASKVAL(value) ((GMAC_ST2CW08_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW08_MASKVAL_Pos)))</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define GMAC_ST2CW08_COMPVAL_Pos 16</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga92addb2e9a0d41895f1dab123e6c070f">  959</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW08_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW08_COMPVAL_Pos) </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define GMAC_ST2CW08_COMPVAL(value) ((GMAC_ST2CW08_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW08_COMPVAL_Pos)))</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/* -------- GMAC_ST2CW18 : (GMAC Offset: 0x744) Screening Type 2 Compare Word 1 Register  (index = 8) -------- */</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define GMAC_ST2CW18_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2d765aad9c2975eb3297ba1ac64ab5b7">  963</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW18_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW18_OFFSVAL_Pos) </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define GMAC_ST2CW18_OFFSVAL(value) ((GMAC_ST2CW18_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW18_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define GMAC_ST2CW18_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga40187676eaa690fe2922327ed07602eb">  966</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW18_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW18_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define GMAC_ST2CW18_OFFSSTRT(value) ((GMAC_ST2CW18_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW18_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaee334d28e3ad0cec00ba2a9e506051cd">  968</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf1bf614eef0150068fe30214f05c545e">  969</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga40b1bf76a1a1c980049ed299da2ce3af">  970</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga373f77af987ad6517f4d26c37ccfbcc4">  971</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW18_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW09 : (GMAC Offset: 0x748) Screening Type 2 Compare Word 0 Register  (index = 9) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define GMAC_ST2CW09_MASKVAL_Pos 0</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga58b8e99ec0fc2a1f7cd3c31478fba854">  974</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW09_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW09_MASKVAL_Pos) </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define GMAC_ST2CW09_MASKVAL(value) ((GMAC_ST2CW09_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW09_MASKVAL_Pos)))</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define GMAC_ST2CW09_COMPVAL_Pos 16</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaaa873b33e63edb3fff0c5ce144aa8b54">  977</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW09_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW09_COMPVAL_Pos) </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define GMAC_ST2CW09_COMPVAL(value) ((GMAC_ST2CW09_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW09_COMPVAL_Pos)))</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/* -------- GMAC_ST2CW19 : (GMAC Offset: 0x74C) Screening Type 2 Compare Word 1 Register  (index = 9) -------- */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define GMAC_ST2CW19_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga225165898a62c677b2926748ba4d7b1b">  981</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW19_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW19_OFFSVAL_Pos) </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define GMAC_ST2CW19_OFFSVAL(value) ((GMAC_ST2CW19_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW19_OFFSVAL_Pos)))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define GMAC_ST2CW19_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8bae782e134660557cbfc059f8817cf4">  984</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW19_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW19_OFFSSTRT_Pos) </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define GMAC_ST2CW19_OFFSSTRT(value) ((GMAC_ST2CW19_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW19_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1bcfeb7641bd8db6c40d5083b900c8c9">  986</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaccdac09bbdcae7bf4d4c3be15b52c696">  987</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga91613726c9fea2c61d5dbbb8499fdc2a">  988</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadc80cd80a0d1aeb794b4de4995281f07">  989</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW19_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW010 : (GMAC Offset: 0x750) Screening Type 2 Compare Word 0 Register  (index = 10) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define GMAC_ST2CW010_MASKVAL_Pos 0</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4d0c11137d266385ce53bc920ac04144">  992</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW010_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW010_MASKVAL_Pos) </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define GMAC_ST2CW010_MASKVAL(value) ((GMAC_ST2CW010_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW010_MASKVAL_Pos)))</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define GMAC_ST2CW010_COMPVAL_Pos 16</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4701b7e736bd16894d3adbd39df6cb4d">  995</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW010_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW010_COMPVAL_Pos) </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define GMAC_ST2CW010_COMPVAL(value) ((GMAC_ST2CW010_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW010_COMPVAL_Pos)))</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/* -------- GMAC_ST2CW110 : (GMAC Offset: 0x754) Screening Type 2 Compare Word 1 Register  (index = 10) -------- */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define GMAC_ST2CW110_OFFSVAL_Pos 0</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4e4798bf1c6d7bf2e4c126bbc58dd942">  999</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW110_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW110_OFFSVAL_Pos) </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define GMAC_ST2CW110_OFFSVAL(value) ((GMAC_ST2CW110_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW110_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define GMAC_ST2CW110_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga56bc4b2fdaf040360d2e104b1b2970b0"> 1002</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW110_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW110_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define GMAC_ST2CW110_OFFSSTRT(value) ((GMAC_ST2CW110_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW110_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac52a8f82174d3fdf82217b9f07a76d2c"> 1004</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa90c687911d45b379c7b15cda1eb62db"> 1005</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa65a1dac267299505f62a0d4498c09d4"> 1006</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga84b15ba8b81892462e2576eb354532b2"> 1007</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW110_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW011 : (GMAC Offset: 0x758) Screening Type 2 Compare Word 0 Register  (index = 11) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define GMAC_ST2CW011_MASKVAL_Pos 0</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga90086e7296564e8a03d30295e089b56d"> 1010</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW011_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW011_MASKVAL_Pos) </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define GMAC_ST2CW011_MASKVAL(value) ((GMAC_ST2CW011_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW011_MASKVAL_Pos)))</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define GMAC_ST2CW011_COMPVAL_Pos 16</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga13d2f2d282e40427344dbb5ca199f627"> 1013</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW011_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW011_COMPVAL_Pos) </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define GMAC_ST2CW011_COMPVAL(value) ((GMAC_ST2CW011_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW011_COMPVAL_Pos)))</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* -------- GMAC_ST2CW111 : (GMAC Offset: 0x75C) Screening Type 2 Compare Word 1 Register  (index = 11) -------- */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define GMAC_ST2CW111_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga04fe965ef64cc8f205fad52f8ce64827"> 1017</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW111_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW111_OFFSVAL_Pos) </span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define GMAC_ST2CW111_OFFSVAL(value) ((GMAC_ST2CW111_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW111_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define GMAC_ST2CW111_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5f71093eb8dd8583a2dad043a22f8143"> 1020</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW111_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW111_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define GMAC_ST2CW111_OFFSSTRT(value) ((GMAC_ST2CW111_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW111_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga20dae1cf88af1d373d73faa5687f2352"> 1022</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4c2a089c4508920190c52a422df1fbe2"> 1023</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8140277da037ab04dcfb9fc80ad90688"> 1024</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac168aa5aa65d6bbe4bb8ae1653b996aa"> 1025</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW111_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW012 : (GMAC Offset: 0x760) Screening Type 2 Compare Word 0 Register  (index = 12) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define GMAC_ST2CW012_MASKVAL_Pos 0</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae71b5f1afe11aa266ba544e8866f9b2f"> 1028</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW012_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW012_MASKVAL_Pos) </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define GMAC_ST2CW012_MASKVAL(value) ((GMAC_ST2CW012_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW012_MASKVAL_Pos)))</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define GMAC_ST2CW012_COMPVAL_Pos 16</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1423baba169c67aa4e56a5af8b37c930"> 1031</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW012_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW012_COMPVAL_Pos) </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define GMAC_ST2CW012_COMPVAL(value) ((GMAC_ST2CW012_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW012_COMPVAL_Pos)))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/* -------- GMAC_ST2CW112 : (GMAC Offset: 0x764) Screening Type 2 Compare Word 1 Register  (index = 12) -------- */</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define GMAC_ST2CW112_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad3513359ab4b674dff11d2b90e5683cf"> 1035</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW112_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW112_OFFSVAL_Pos) </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define GMAC_ST2CW112_OFFSVAL(value) ((GMAC_ST2CW112_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW112_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define GMAC_ST2CW112_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8f0552054787f6a9bacefb4c1616c6c2"> 1038</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW112_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW112_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define GMAC_ST2CW112_OFFSSTRT(value) ((GMAC_ST2CW112_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW112_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaea86e801d2bbddd64107ebbecb644b79"> 1040</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1d60d204a162ab3ca40db58f22e23c12"> 1041</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9dc70463c49d5b2a196757a4b5e48294"> 1042</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga396ef35ffbd3075fbbcd5d6073558b96"> 1043</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW112_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW013 : (GMAC Offset: 0x768) Screening Type 2 Compare Word 0 Register  (index = 13) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define GMAC_ST2CW013_MASKVAL_Pos 0</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga12b1ec8e33abdcf08c575e6e363e10c1"> 1046</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW013_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW013_MASKVAL_Pos) </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define GMAC_ST2CW013_MASKVAL(value) ((GMAC_ST2CW013_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW013_MASKVAL_Pos)))</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define GMAC_ST2CW013_COMPVAL_Pos 16</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7d7fdcea04ba2bf079cc7801d1ef855a"> 1049</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW013_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW013_COMPVAL_Pos) </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define GMAC_ST2CW013_COMPVAL(value) ((GMAC_ST2CW013_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW013_COMPVAL_Pos)))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* -------- GMAC_ST2CW113 : (GMAC Offset: 0x76C) Screening Type 2 Compare Word 1 Register  (index = 13) -------- */</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define GMAC_ST2CW113_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga798c1052db3859641ebedee42e9f9305"> 1053</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW113_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW113_OFFSVAL_Pos) </span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define GMAC_ST2CW113_OFFSVAL(value) ((GMAC_ST2CW113_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW113_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define GMAC_ST2CW113_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7fec80b0703ca994f3b8745a0ada2283"> 1056</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW113_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW113_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define GMAC_ST2CW113_OFFSSTRT(value) ((GMAC_ST2CW113_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW113_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga270a8023e0036da1054c834b36124234"> 1058</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga68898ec381456064878d06df8f6f1204"> 1059</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0451725a2fe3ff07f65bd20053a1766c"> 1060</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga105d0358e0c92f99e92590f9b77de2d8"> 1061</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW113_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW014 : (GMAC Offset: 0x770) Screening Type 2 Compare Word 0 Register  (index = 14) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define GMAC_ST2CW014_MASKVAL_Pos 0</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1c6899b604dac9156840df20fea497a7"> 1064</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW014_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW014_MASKVAL_Pos) </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define GMAC_ST2CW014_MASKVAL(value) ((GMAC_ST2CW014_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW014_MASKVAL_Pos)))</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define GMAC_ST2CW014_COMPVAL_Pos 16</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga913a5a1ffeb8b4a75b5839e6b593b79c"> 1067</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW014_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW014_COMPVAL_Pos) </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define GMAC_ST2CW014_COMPVAL(value) ((GMAC_ST2CW014_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW014_COMPVAL_Pos)))</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/* -------- GMAC_ST2CW114 : (GMAC Offset: 0x774) Screening Type 2 Compare Word 1 Register  (index = 14) -------- */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define GMAC_ST2CW114_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2ffa03caa370aef57a44a86255c453f7"> 1071</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW114_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW114_OFFSVAL_Pos) </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define GMAC_ST2CW114_OFFSVAL(value) ((GMAC_ST2CW114_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW114_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define GMAC_ST2CW114_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0003ad736105a544d6e773316c397157"> 1074</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW114_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW114_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define GMAC_ST2CW114_OFFSSTRT(value) ((GMAC_ST2CW114_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW114_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga35e12eda749231508088c9485ef48ddf"> 1076</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaef25eb112e5bb00d304f3f0ae7b18279"> 1077</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad540cdb4585551b8be51a9668bb5f842"> 1078</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab95eee5e576df2b6245e3ee82497cd81"> 1079</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW114_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW015 : (GMAC Offset: 0x778) Screening Type 2 Compare Word 0 Register  (index = 15) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define GMAC_ST2CW015_MASKVAL_Pos 0</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3859605b762f911e585c5ca2de5ccd8a"> 1082</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW015_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW015_MASKVAL_Pos) </span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define GMAC_ST2CW015_MASKVAL(value) ((GMAC_ST2CW015_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW015_MASKVAL_Pos)))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define GMAC_ST2CW015_COMPVAL_Pos 16</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga979e875d564a55e8bbdcc51665201786"> 1085</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW015_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW015_COMPVAL_Pos) </span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define GMAC_ST2CW015_COMPVAL(value) ((GMAC_ST2CW015_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW015_COMPVAL_Pos)))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/* -------- GMAC_ST2CW115 : (GMAC Offset: 0x77C) Screening Type 2 Compare Word 1 Register  (index = 15) -------- */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define GMAC_ST2CW115_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8915a6df60c8f1c436c4851c3bc1a903"> 1089</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW115_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW115_OFFSVAL_Pos) </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define GMAC_ST2CW115_OFFSVAL(value) ((GMAC_ST2CW115_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW115_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define GMAC_ST2CW115_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3c64c58bd0a7ba2c85555617269a0cf5"> 1092</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW115_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW115_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define GMAC_ST2CW115_OFFSSTRT(value) ((GMAC_ST2CW115_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW115_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga690f96f9f9c3c3062550efbbb00be577"> 1094</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaae9c00137903a38206221d9a99873fc2"> 1095</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4056425384cabb83d02dd4669abe3f1b"> 1096</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1d08bb4fd7578ca3b5b3eaa8091b956b"> 1097</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW115_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW016 : (GMAC Offset: 0x780) Screening Type 2 Compare Word 0 Register  (index = 16) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define GMAC_ST2CW016_MASKVAL_Pos 0</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaff3b6dcc87b79b538e7e4a9d587e3ebf"> 1100</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW016_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW016_MASKVAL_Pos) </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define GMAC_ST2CW016_MASKVAL(value) ((GMAC_ST2CW016_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW016_MASKVAL_Pos)))</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define GMAC_ST2CW016_COMPVAL_Pos 16</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga602eb37a57261f7768628f7eca2a1f5d"> 1103</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW016_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW016_COMPVAL_Pos) </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define GMAC_ST2CW016_COMPVAL(value) ((GMAC_ST2CW016_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW016_COMPVAL_Pos)))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/* -------- GMAC_ST2CW116 : (GMAC Offset: 0x784) Screening Type 2 Compare Word 1 Register  (index = 16) -------- */</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define GMAC_ST2CW116_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga38880a28cfeeee7856cdc18be44ae4f7"> 1107</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW116_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW116_OFFSVAL_Pos) </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define GMAC_ST2CW116_OFFSVAL(value) ((GMAC_ST2CW116_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW116_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define GMAC_ST2CW116_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga7e3cd1a1eca0a38d2e09c10584b5be36"> 1110</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW116_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW116_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define GMAC_ST2CW116_OFFSSTRT(value) ((GMAC_ST2CW116_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW116_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gabab3f0e132f3900e58dbf99b9d7d0b5a"> 1112</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga07c3a8505787ab64e7fdfc072d67164d"> 1113</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga33125f0251c6cc5e3bc26ef42db01072"> 1114</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0245ebf84f81ff1255ed6a1c0917950f"> 1115</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW116_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW017 : (GMAC Offset: 0x788) Screening Type 2 Compare Word 0 Register  (index = 17) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define GMAC_ST2CW017_MASKVAL_Pos 0</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8400a07b92154c52704ccddb7feeb480"> 1118</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW017_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW017_MASKVAL_Pos) </span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define GMAC_ST2CW017_MASKVAL(value) ((GMAC_ST2CW017_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW017_MASKVAL_Pos)))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define GMAC_ST2CW017_COMPVAL_Pos 16</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad131941a07f49beb389317d263ae04b8"> 1121</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW017_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW017_COMPVAL_Pos) </span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define GMAC_ST2CW017_COMPVAL(value) ((GMAC_ST2CW017_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW017_COMPVAL_Pos)))</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* -------- GMAC_ST2CW117 : (GMAC Offset: 0x78C) Screening Type 2 Compare Word 1 Register  (index = 17) -------- */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define GMAC_ST2CW117_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab1a91e81a7a915110edd0cf0aeafb51c"> 1125</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW117_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW117_OFFSVAL_Pos) </span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define GMAC_ST2CW117_OFFSVAL(value) ((GMAC_ST2CW117_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW117_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define GMAC_ST2CW117_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3b1c72ac70774588fb43447f588bddf0"> 1128</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW117_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW117_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define GMAC_ST2CW117_OFFSSTRT(value) ((GMAC_ST2CW117_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW117_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gad6b8b0c894711341bd39117f09da675e"> 1130</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga32eb01278d551dedcd8d863ff872f166"> 1131</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga27877fc6453f2b750a5c00a7b8730232"> 1132</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga64b6cb6108a10cbc1b13e59140bd5af7"> 1133</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW117_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW018 : (GMAC Offset: 0x790) Screening Type 2 Compare Word 0 Register  (index = 18) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define GMAC_ST2CW018_MASKVAL_Pos 0</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf61e5a14c295aaf1404cb2015d3a06be"> 1136</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW018_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW018_MASKVAL_Pos) </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define GMAC_ST2CW018_MASKVAL(value) ((GMAC_ST2CW018_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW018_MASKVAL_Pos)))</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define GMAC_ST2CW018_COMPVAL_Pos 16</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac6daf367bc315b3a480e977d305224af"> 1139</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW018_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW018_COMPVAL_Pos) </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define GMAC_ST2CW018_COMPVAL(value) ((GMAC_ST2CW018_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW018_COMPVAL_Pos)))</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">/* -------- GMAC_ST2CW118 : (GMAC Offset: 0x794) Screening Type 2 Compare Word 1 Register  (index = 18) -------- */</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define GMAC_ST2CW118_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa05ecdd83b5db4eec29622cf077a1deb"> 1143</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW118_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW118_OFFSVAL_Pos) </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define GMAC_ST2CW118_OFFSVAL(value) ((GMAC_ST2CW118_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW118_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define GMAC_ST2CW118_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaefc55045aed0f9700b628c96a22d5d11"> 1146</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW118_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW118_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define GMAC_ST2CW118_OFFSSTRT(value) ((GMAC_ST2CW118_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW118_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga1e583f64c31efe0a96d6126da510bd39"> 1148</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2fc365137ba5179b0bcece0d05b74384"> 1149</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga97f5729d8dd79af7488af2e068e5366d"> 1150</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gada9cf902a1e0656a056e8ddd1f6af314"> 1151</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW118_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW019 : (GMAC Offset: 0x798) Screening Type 2 Compare Word 0 Register  (index = 19) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define GMAC_ST2CW019_MASKVAL_Pos 0</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0c587d8cd5520758432feb65f7153368"> 1154</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW019_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW019_MASKVAL_Pos) </span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define GMAC_ST2CW019_MASKVAL(value) ((GMAC_ST2CW019_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW019_MASKVAL_Pos)))</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define GMAC_ST2CW019_COMPVAL_Pos 16</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadcf30345a07dd061359226a80b5f44c0"> 1157</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW019_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW019_COMPVAL_Pos) </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define GMAC_ST2CW019_COMPVAL(value) ((GMAC_ST2CW019_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW019_COMPVAL_Pos)))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/* -------- GMAC_ST2CW119 : (GMAC Offset: 0x79C) Screening Type 2 Compare Word 1 Register  (index = 19) -------- */</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define GMAC_ST2CW119_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8acadd4c964c7e746cab7ab34153fdb1"> 1161</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW119_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW119_OFFSVAL_Pos) </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define GMAC_ST2CW119_OFFSVAL(value) ((GMAC_ST2CW119_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW119_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define GMAC_ST2CW119_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac02934bd49150d33b2d4d4352d00d83a"> 1164</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW119_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW119_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define GMAC_ST2CW119_OFFSSTRT(value) ((GMAC_ST2CW119_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW119_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab255cd22ec26511db33419713e5a8abe"> 1166</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga39d82a1d786ba0328ff736367b518490"> 1167</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab92aa0c1638bbb0a4071988fd9d92c70"> 1168</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga262f36f35c2ac5e16769ac139575389e"> 1169</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW119_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW020 : (GMAC Offset: 0x7A0) Screening Type 2 Compare Word 0 Register  (index = 20) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define GMAC_ST2CW020_MASKVAL_Pos 0</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga25062cff7c8b57141ceda474a779c4c8"> 1172</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW020_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW020_MASKVAL_Pos) </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define GMAC_ST2CW020_MASKVAL(value) ((GMAC_ST2CW020_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW020_MASKVAL_Pos)))</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define GMAC_ST2CW020_COMPVAL_Pos 16</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gadb8b92108eead0ab8244f1a98f642ecd"> 1175</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW020_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW020_COMPVAL_Pos) </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define GMAC_ST2CW020_COMPVAL(value) ((GMAC_ST2CW020_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW020_COMPVAL_Pos)))</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* -------- GMAC_ST2CW120 : (GMAC Offset: 0x7A4) Screening Type 2 Compare Word 1 Register  (index = 20) -------- */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define GMAC_ST2CW120_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9f78922480be91a1b5c14693baa792c9"> 1179</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW120_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW120_OFFSVAL_Pos) </span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define GMAC_ST2CW120_OFFSVAL(value) ((GMAC_ST2CW120_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW120_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define GMAC_ST2CW120_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga6e8493c4d9acaf8f5c3e81822b2cbfaa"> 1182</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW120_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW120_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define GMAC_ST2CW120_OFFSSTRT(value) ((GMAC_ST2CW120_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW120_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga47d76bc97dc59999215727aee7a738d5"> 1184</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga61bc63b2cf5848b3131afe7ca044c5d5"> 1185</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga27d7cfbf82bbfda6d24c96d9fa757f87"> 1186</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8a02c594997e347dd9f9df7882c05380"> 1187</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW120_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW021 : (GMAC Offset: 0x7A8) Screening Type 2 Compare Word 0 Register  (index = 21) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define GMAC_ST2CW021_MASKVAL_Pos 0</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf65d51f3ea4f88c61837d37e6dd71fa8"> 1190</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW021_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW021_MASKVAL_Pos) </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define GMAC_ST2CW021_MASKVAL(value) ((GMAC_ST2CW021_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW021_MASKVAL_Pos)))</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define GMAC_ST2CW021_COMPVAL_Pos 16</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga0578add027e051a5682100c4af1c111e"> 1193</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW021_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW021_COMPVAL_Pos) </span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define GMAC_ST2CW021_COMPVAL(value) ((GMAC_ST2CW021_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW021_COMPVAL_Pos)))</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* -------- GMAC_ST2CW121 : (GMAC Offset: 0x7AC) Screening Type 2 Compare Word 1 Register  (index = 21) -------- */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define GMAC_ST2CW121_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4b0c43166701b639b13c0328b73bbf34"> 1197</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW121_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW121_OFFSVAL_Pos) </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define GMAC_ST2CW121_OFFSVAL(value) ((GMAC_ST2CW121_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW121_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define GMAC_ST2CW121_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa5d9cfd6547ca84e3e577263e197b4a6"> 1200</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW121_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW121_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define GMAC_ST2CW121_OFFSSTRT(value) ((GMAC_ST2CW121_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW121_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga3fed2be31d3b8177272a62b3866fe01d"> 1202</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gab8640063dffeafd4390143fc1d407ee8"> 1203</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga2afe42fee1a93a74df66f9b1b6f67ff9"> 1204</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4f76808f397c82d81603a31e45e9e880"> 1205</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW121_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW022 : (GMAC Offset: 0x7B0) Screening Type 2 Compare Word 0 Register  (index = 22) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define GMAC_ST2CW022_MASKVAL_Pos 0</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga483540a569c252160704b469f4d54664"> 1208</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW022_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW022_MASKVAL_Pos) </span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define GMAC_ST2CW022_MASKVAL(value) ((GMAC_ST2CW022_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW022_MASKVAL_Pos)))</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define GMAC_ST2CW022_COMPVAL_Pos 16</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga4c74c9dc959b2e3f5a7d2ed89e91d6ed"> 1211</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW022_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW022_COMPVAL_Pos) </span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define GMAC_ST2CW022_COMPVAL(value) ((GMAC_ST2CW022_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW022_COMPVAL_Pos)))</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">/* -------- GMAC_ST2CW122 : (GMAC Offset: 0x7B4) Screening Type 2 Compare Word 1 Register  (index = 22) -------- */</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define GMAC_ST2CW122_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga148c557d20a5ded91f40935560dfc650"> 1215</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW122_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW122_OFFSVAL_Pos) </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define GMAC_ST2CW122_OFFSVAL(value) ((GMAC_ST2CW122_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW122_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define GMAC_ST2CW122_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac0a49370152e2eee31b4444643002e12"> 1218</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW122_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW122_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define GMAC_ST2CW122_OFFSSTRT(value) ((GMAC_ST2CW122_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW122_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaa2759a23ab3233270061854d197d088d"> 1220</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga8b058df32dc9de84a9ab2423cc98160a"> 1221</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga89415615cded93182ca4c0b963913697"> 1222</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gae199f62001eca1a062c7879756aba16a"> 1223</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW122_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- GMAC_ST2CW023 : (GMAC Offset: 0x7B8) Screening Type 2 Compare Word 0 Register  (index = 23) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define GMAC_ST2CW023_MASKVAL_Pos 0</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga5ac92cc2d99c164d104a7d96e1fb5f34"> 1226</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW023_MASKVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW023_MASKVAL_Pos) </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define GMAC_ST2CW023_MASKVAL(value) ((GMAC_ST2CW023_MASKVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW023_MASKVAL_Pos)))</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define GMAC_ST2CW023_COMPVAL_Pos 16</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga773b07da96c840b43ae93932aa444c7f"> 1229</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW023_COMPVAL_Msk (0xffffu &lt;&lt; GMAC_ST2CW023_COMPVAL_Pos) </span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define GMAC_ST2CW023_COMPVAL(value) ((GMAC_ST2CW023_COMPVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW023_COMPVAL_Pos)))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">/* -------- GMAC_ST2CW123 : (GMAC Offset: 0x7BC) Screening Type 2 Compare Word 1 Register  (index = 23) -------- */</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define GMAC_ST2CW123_OFFSVAL_Pos 0</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga47db9c881422e72dfc060622dbdac7e2"> 1233</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW123_OFFSVAL_Msk (0x7fu &lt;&lt; GMAC_ST2CW123_OFFSVAL_Pos) </span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define GMAC_ST2CW123_OFFSVAL(value) ((GMAC_ST2CW123_OFFSVAL_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW123_OFFSVAL_Pos)))</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define GMAC_ST2CW123_OFFSSTRT_Pos 7</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gafe459e560a300a977172a99bedf8fb45"> 1236</a></span>&#160;<span class="preprocessor">#define GMAC_ST2CW123_OFFSSTRT_Msk (0x3u &lt;&lt; GMAC_ST2CW123_OFFSSTRT_Pos) </span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define GMAC_ST2CW123_OFFSSTRT(value) ((GMAC_ST2CW123_OFFSSTRT_Msk &amp; ((value) &lt;&lt; GMAC_ST2CW123_OFFSSTRT_Pos)))</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9ae223e0b7c52583ad35f2ae9942fe6e"> 1238</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_FRAMESTART (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gaf12297b70a1840c02e924224088fcbc0"> 1239</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_ETHERTYPE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#gac539682c8479eea05827ceba291014bb"> 1240</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_IP (0x2u &lt;&lt; 7) </span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group__SAMV71__GMAC.html#ga9eb6018cea2ec9165bd53bdb6e7c1398"> 1241</a></span>&#160;<span class="preprocessor">#define   GMAC_ST2CW123_OFFSSTRT_TCP_UDP (0x3u &lt;&lt; 7) </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMV71_GMAC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structGmac_html"><div class="ttname"><a href="structGmac.html">Gmac</a></div><div class="ttdef"><b>Definition:</b> component_gmac.h:55</div></div>
<div class="ttc" id="core__cm7_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm7.h:287</div></div>
<div class="ttc" id="core__cm7_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm7.h:286</div></div>
<div class="ttc" id="structGmacSa_html"><div class="ttname"><a href="structGmacSa.html">GmacSa</a></div><div class="ttdoc">GmacSa hardware registers.</div><div class="ttdef"><b>Definition:</b> component_gmac.h:41</div></div>
<div class="ttc" id="group__SAMV71__GMAC_html_gaa647e0e4433f73db7438443c6d90aadb"><div class="ttname"><a href="group__SAMV71__GMAC.html#gaa647e0e4433f73db7438443c6d90aadb">GMACSA_NUMBER</a></div><div class="ttdeci">#define GMACSA_NUMBER</div><div class="ttdoc">Gmac hardware registers.</div><div class="ttdef"><b>Definition:</b> component_gmac.h:53</div></div>
<div class="ttc" id="structGmac_html_a7b983508ef86aee3393059aa5ee7f906"><div class="ttname"><a href="structGmac.html#a7b983508ef86aee3393059aa5ee7f906">Gmac::GMAC_MID</a></div><div class="ttdeci">__I uint32_t GMAC_MID</div><div class="ttdoc">(Gmac Offset: 0x0FC) Module ID Register</div><div class="ttdef"><b>Definition:</b> component_gmac.h:98</div></div>
<div class="ttc" id="structGmacSt2Compare_html"><div class="ttname"><a href="structGmacSt2Compare.html">GmacSt2Compare</a></div><div class="ttdoc">GmacSt2Compare hardware registers.</div><div class="ttdef"><b>Definition:</b> component_gmac.h:47</div></div>
<div class="ttc" id="core__cm7_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm7.h:284</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
