/home/fab/sharefile/projects/practice/rust_lang/risc_starter_rust/gd32vf103_starter_toolchain/target/riscv32imac-unknown-none-elf/debug/deps/riscv_rt-6242ac5df4cc8bda.rmeta: /home/fab/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/riscv-rt-0.10.0/src/lib.rs

/home/fab/sharefile/projects/practice/rust_lang/risc_starter_rust/gd32vf103_starter_toolchain/target/riscv32imac-unknown-none-elf/debug/deps/libriscv_rt-6242ac5df4cc8bda.rlib: /home/fab/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/riscv-rt-0.10.0/src/lib.rs

/home/fab/sharefile/projects/practice/rust_lang/risc_starter_rust/gd32vf103_starter_toolchain/target/riscv32imac-unknown-none-elf/debug/deps/riscv_rt-6242ac5df4cc8bda.d: /home/fab/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/riscv-rt-0.10.0/src/lib.rs

/home/fab/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/riscv-rt-0.10.0/src/lib.rs:
