#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 30 09:59:54 2023
# Process ID: 20015
# Current directory: /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1
# Command line: vivado -log VU440_TOP.vdi -applog -stack 10000 -product Vivado -messageDb vivado.pb -mode batch -source VU440_TOP.tcl -notrace
# Log file: /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP.vdi
# Journal file: /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source VU440_TOP.tcl -notrace
Command: link_design -top VU440_TOP -part xcvu440-flga2892-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xcvu440-flga2892-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/design_1_clk_78m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_78m_buff/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_78m_buff_0/design_1_clk_78m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_78m_buff/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/design_1_clk_150m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_150m_buff/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_clk_150m_buff_0/design_1_clk_150m_buff_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/clk_150m_buff/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/synth/design_1_aurora_64b66b_0_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y0 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:57]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y1 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:70]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y2 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:83]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y3 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:96]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y4 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y5 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:122]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y6 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:135]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST'... Instance inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y7 because the bel is occupied by inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST(port:). This could be caused by bel constraint conflict [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc:148]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_0/synth/design_1_aurora_64b66b_1_0_gt.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_2_0/design_1_util_ds_buf_2_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_2/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3_0/design_1_util_ds_buf_3_0_board.xdc] for cell 'inst_design_1_wrapper/design_1_i/util_ds_buf_3/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:114]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:114]
get_clocks: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 8065.691 ; gain = 1964.023 ; free physical = 83140 ; free virtual = 120510
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc]
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/design_1_aurora_64b66b_0_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_2/design_1_aurora_64b66b_0_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/design_1_aurora_64b66b_1_0_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_1/design_1_aurora_64b66b_1_0_fifo_gen_master_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane4_i/master_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane1_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane2_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane3_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane5_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane6_i/slave_fifo.data_fifo/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/sources_1/bd/design_1/ip/design_1_aurora_64b66b_1_0/ip_2/design_1_aurora_64b66b_1_0_fifo_gen_slave_clocks.xdc] for cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/cbcc_gtx0_lane7_i/slave_fifo.data_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8068.141 ; gain = 0.000 ; free physical = 84275 ; free virtual = 121645
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2291 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2224 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances

9 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 8068.141 ; gain = 2195.574 ; free physical = 84275 ; free virtual = 121645
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 8947.082 ; gain = 781.285 ; free physical = 84263 ; free virtual = 121634

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 8947.082 ; gain = 0.000 ; free physical = 83344 ; free virtual = 120719
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8947.082 ; gain = 0.000 ; free physical = 83344 ; free virtual = 120718
Phase 1 Generate And Synthesize Debug Cores | Checksum: 122f01954

Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 8947.082 ; gain = 0.000 ; free physical = 83344 ; free virtual = 120718

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 71 inverter(s) to 341042 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1de865202

Time (s): cpu = 00:02:20 ; elapsed = 00:02:19 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84061 ; free virtual = 121435
INFO: [Opt 31-389] Phase Retarget created 2763 cells and removed 27277 cells
INFO: [Opt 31-1021] In phase Retarget, 228 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1aa7dd313

Time (s): cpu = 00:02:25 ; elapsed = 00:02:23 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84061 ; free virtual = 121435
INFO: [Opt 31-389] Phase Constant propagation created 57 cells and removed 669 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG_inst, Net: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P
INFO: [Opt 31-274] Optimized connectivity to 2 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1e54b3e90

Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84057 ; free virtual = 121432
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 2 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b40adaf4

Time (s): cpu = 00:02:41 ; elapsed = 00:02:40 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84057 ; free virtual = 121432
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Sweep
Phase 6 Sweep | Checksum: 27041bc21

Time (s): cpu = 00:03:02 ; elapsed = 00:03:01 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84060 ; free virtual = 121435
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 659 cells
INFO: [Opt 31-1021] In phase Sweep, 8701 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 7 Constant propagation | Checksum: 27041bc21

Time (s): cpu = 00:03:07 ; elapsed = 00:03:05 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84062 ; free virtual = 121437
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Sweep
Phase 8 Sweep | Checksum: 1e8afd579

Time (s): cpu = 00:03:12 ; elapsed = 00:03:11 . Memory (MB): peak = 9028.367 ; gain = 81.285 ; free physical = 84056 ; free virtual = 121431
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 8701 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Remap
Phase 9 Remap | Checksum: 255d7377a

Time (s): cpu = 00:07:00 ; elapsed = 00:07:06 . Memory (MB): peak = 9230.711 ; gain = 283.629 ; free physical = 83562 ; free virtual = 120937
INFO: [Opt 31-389] Phase Remap created 9123 cells and removed 11545 cells
INFO: [Opt 31-1021] In phase Remap, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 10 Post Processing Netlist
Phase 10 Post Processing Netlist | Checksum: 1df4a3671

Time (s): cpu = 00:07:04 ; elapsed = 00:07:11 . Memory (MB): peak = 9230.711 ; gain = 283.629 ; free physical = 83619 ; free virtual = 120994
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2763  |           27277  |                                            228  |
|  Constant propagation         |              57  |             669  |                                            167  |
|  BUFG optimization            |               2  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             659  |                                           8701  |
|  Constant propagation         |               0  |               0  |                                            167  |
|  Sweep                        |               0  |               0  |                                           8701  |
|  Remap                        |            9123  |           11545  |                                            127  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.95 . Memory (MB): peak = 9230.711 ; gain = 0.000 ; free physical = 83619 ; free virtual = 120994
Ending Logic Optimization Task | Checksum: 294723f0d

Time (s): cpu = 00:07:12 ; elapsed = 00:07:19 . Memory (MB): peak = 9230.711 ; gain = 283.629 ; free physical = 83638 ; free virtual = 121013

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 294723f0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9230.711 ; gain = 0.000 ; free physical = 83637 ; free virtual = 121012

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9230.711 ; gain = 0.000 ; free physical = 83637 ; free virtual = 121012
Ending Netlist Obfuscation Task | Checksum: 294723f0d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9230.711 ; gain = 0.000 ; free physical = 83637 ; free virtual = 121012
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:19 ; elapsed = 00:07:26 . Memory (MB): peak = 9230.711 ; gain = 1162.559 ; free physical = 83709 ; free virtual = 121084
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9230.711 ; gain = 0.000 ; free physical = 83710 ; free virtual = 121085
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9621.348 ; gain = 0.000 ; free physical = 83688 ; free virtual = 121071
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9621.348 ; gain = 0.000 ; free physical = 83618 ; free virtual = 121044
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 9621.352 ; gain = 390.641 ; free physical = 83673 ; free virtual = 121164
INFO: [runtcl-4] Executing : report_drc -file VU440_TOP_drc_opted.rpt -pb VU440_TOP_drc_opted.pb -rpx VU440_TOP_drc_opted.rpx
Command: report_drc -file VU440_TOP_drc_opted.rpt -pb VU440_TOP_drc_opted.pb -rpx VU440_TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 10597.949 ; gain = 976.598 ; free physical = 83604 ; free virtual = 121095
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10597.949 ; gain = 0.000 ; free physical = 83588 ; free virtual = 121079
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bfa15332

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 10597.949 ; gain = 0.000 ; free physical = 83588 ; free virtual = 121079
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10597.949 ; gain = 0.000 ; free physical = 83588 ; free virtual = 121080

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da223015

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 10597.949 ; gain = 0.000 ; free physical = 81864 ; free virtual = 119494

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fe691a29

Time (s): cpu = 00:02:36 ; elapsed = 00:01:39 . Memory (MB): peak = 13741.711 ; gain = 3143.762 ; free physical = 79787 ; free virtual = 117419

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fe691a29

Time (s): cpu = 00:02:37 ; elapsed = 00:01:39 . Memory (MB): peak = 13741.711 ; gain = 3143.762 ; free physical = 79782 ; free virtual = 117414
Phase 1 Placer Initialization | Checksum: fe691a29

Time (s): cpu = 00:02:38 ; elapsed = 00:01:41 . Memory (MB): peak = 13741.711 ; gain = 3143.762 ; free physical = 79779 ; free virtual = 117410

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b7bf496b

Time (s): cpu = 00:08:39 ; elapsed = 00:03:42 . Memory (MB): peak = 14801.461 ; gain = 4203.512 ; free physical = 79193 ; free virtual = 116825

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_69 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_101 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_14 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_76 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_77 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_33 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_102 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_37 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37 could not be replicated
INFO: [Physopt 32-117] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14 could not be optimized because driver inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18608.160 ; gain = 0.000 ; free physical = 78555 ; free virtual = 116189

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           1  |           1  |  00:00:02  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           1  |           7  |  00:00:03  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d601aa0e

Time (s): cpu = 00:18:41 ; elapsed = 00:08:32 . Memory (MB): peak = 18608.160 ; gain = 8010.211 ; free physical = 78541 ; free virtual = 116176
Phase 2 Global Placement | Checksum: 142cdf0de

Time (s): cpu = 00:19:32 ; elapsed = 00:08:54 . Memory (MB): peak = 18608.160 ; gain = 8010.211 ; free physical = 78812 ; free virtual = 116447

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ce95fc80

Time (s): cpu = 00:19:36 ; elapsed = 00:08:55 . Memory (MB): peak = 18608.160 ; gain = 8010.211 ; free physical = 78801 ; free virtual = 116436

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124f7612d

Time (s): cpu = 00:20:13 ; elapsed = 00:09:11 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78689 ; free virtual = 116323

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3ca34b5

Time (s): cpu = 00:20:22 ; elapsed = 00:09:17 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78682 ; free virtual = 116317

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19f09b62a

Time (s): cpu = 00:20:26 ; elapsed = 00:09:21 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78678 ; free virtual = 116312

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ea312917

Time (s): cpu = 00:21:04 ; elapsed = 00:09:40 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78669 ; free virtual = 116304

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1c993d02f

Time (s): cpu = 00:22:46 ; elapsed = 00:11:07 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 77596 ; free virtual = 115231

Phase 3.7 DP Optimization
Phase 3.7 DP Optimization | Checksum: 12985f534

Time (s): cpu = 00:26:29 ; elapsed = 00:12:46 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 77537 ; free virtual = 115172

Phase 3.8 Flow Legalize Slice Clusters
Phase 3.8 Flow Legalize Slice Clusters | Checksum: 13befd6e0

Time (s): cpu = 00:26:35 ; elapsed = 00:12:48 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 77759 ; free virtual = 115394

Phase 3.9 Slice Area Swap
Phase 3.9 Slice Area Swap | Checksum: 193bddaf7

Time (s): cpu = 00:27:41 ; elapsed = 00:13:15 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 77266 ; free virtual = 114901

Phase 3.10 Commit Slice Clusters
Phase 3.10 Commit Slice Clusters | Checksum: 1ef0f51db

Time (s): cpu = 00:28:51 ; elapsed = 00:13:38 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 77096 ; free virtual = 114731
Phase 3 Detail Placement | Checksum: 1ef0f51db

Time (s): cpu = 00:29:01 ; elapsed = 00:13:45 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78191 ; free virtual = 115825

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29b460da7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk, inserted BUFG to drive 1085 loads.
INFO: [Place 46-45] Replicated bufg driver inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_rep
INFO: [Place 46-35] Processed net inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk, inserted BUFG to drive 1085 loads.
INFO: [Place 46-45] Replicated bufg driver inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 2 success, 2 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a53af6d

Time (s): cpu = 00:31:55 ; elapsed = 00:14:38 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78784 ; free virtual = 116419

Phase 4.1.1.2 BUFG Replication
INFO: [Physopt 32-716] Net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG has constraints that cannot be copied, and hence, it cannot be cloned. The constraint blocking the replication is  @ /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.srcs/constrs_1/imports/MAP/io_ports_150M.xdc:138
INFO: [Place 46-47] Replicated 0 BUFGs out of 3 candidates
Phase 4.1.1.2 BUFG Replication | Checksum: 22a53af6d

Time (s): cpu = 00:33:04 ; elapsed = 00:14:53 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78493 ; free virtual = 116129
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.426. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-2.426. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 238ee7d97

Time (s): cpu = 00:39:14 ; elapsed = 00:19:40 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78262 ; free virtual = 115898
Phase 4.1.1 Post Placement Optimization | Checksum: 238ee7d97

Time (s): cpu = 00:39:16 ; elapsed = 00:19:42 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78278 ; free virtual = 115913
Phase 4.1 Post Commit Optimization | Checksum: 238ee7d97

Time (s): cpu = 00:39:18 ; elapsed = 00:19:44 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78278 ; free virtual = 115913
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 238ee7d97

Time (s): cpu = 00:39:34 ; elapsed = 00:19:52 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78365 ; free virtual = 116000
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 78439 ; free virtual = 116074

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 280901b53

Time (s): cpu = 00:39:42 ; elapsed = 00:20:01 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78444 ; free virtual = 116079

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 78464 ; free virtual = 116100
Phase 4.4 Final Placement Cleanup | Checksum: 1d9078f28

Time (s): cpu = 00:39:44 ; elapsed = 00:20:03 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78465 ; free virtual = 116100
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9078f28

Time (s): cpu = 00:39:46 ; elapsed = 00:20:05 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 78465 ; free virtual = 116100
Ending Placer Task | Checksum: 122f2dce9

Time (s): cpu = 00:39:46 ; elapsed = 00:20:05 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 79416 ; free virtual = 117051
INFO: [Common 17-83] Releasing license: Implementation
199 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:40:00 ; elapsed = 00:20:17 . Memory (MB): peak = 18803.480 ; gain = 8205.531 ; free physical = 79416 ; free virtual = 117051
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 79417 ; free virtual = 117052
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 78884 ; free virtual = 116825
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77934 ; free virtual = 116724
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 79077 ; free virtual = 116961
INFO: [runtcl-4] Executing : report_io -file VU440_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.38 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 79005 ; free virtual = 116890
INFO: [runtcl-4] Executing : report_utilization -file VU440_TOP_utilization_placed.rpt -pb VU440_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 79081 ; free virtual = 116966
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VU440_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.85 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 79075 ; free virtual = 116963
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77749 ; free virtual = 115638

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.430 | TNS=-130309.942 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b8f48774

Time (s): cpu = 00:01:37 ; elapsed = 00:00:23 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77941 ; free virtual = 115830
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.430 | TNS=-130309.942 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__5_n_0. Replicated 21 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[799]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/i___10_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[3]_0[1]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1246__3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[12]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[5][576]_i_1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/s_rdat_fifo_wren. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P. Replicated 11 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_245 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[5]_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__0_n_0. Replicated 21 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/bb0[287]. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[3]_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__3_n_0. Replicated 21 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_15. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__4_n_0. Replicated 20 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/cycle_reg[1]_1. Replicated 8 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/B[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_24__7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[3]_0[2]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/q_reg[0]_3. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__6_n_0. Replicated 20 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[3]_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_1. Replicated 2 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__1_n_0. Replicated 21 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep_n_0. Replicated 21 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__0_n_0. Replicated 20 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep_n_0. Replicated 21 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/cycle_reg[1]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___10_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[3]_0[3]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__2_n_0. Replicated 20 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/cycle_reg[1]_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage5_inst/i___10_i_1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/bb0[575]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_16. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_250 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/cycle[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/B[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_chip_reg[3]_0[0]. Replicated 11 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_251 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/B[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/s_i_24__19_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__4_n_0. Replicated 21 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 48 nets. Created 362 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 48 nets or cells. Created 362 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.424 | TNS=-89356.588 |
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.64 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77592 ; free virtual = 115481
Phase 2 Fanout Optimization | Checksum: 1a4584d8e

Time (s): cpu = 00:11:21 ; elapsed = 00:05:01 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77592 ; free virtual = 115481

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_22__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_24__6
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[4].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_5__6
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[2].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___187_i_3__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[2].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[2]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_18.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___345_i_1__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___345_i_10__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___345_i_10__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___345_i_3__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___345_i_3__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__23
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___345_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___345
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___76_i_2__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2[4].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2_reg[4]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___76_i_3__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2_reg[5]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_20.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___343_i_1__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___343_i_10__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___343_i_10__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___343_i_3__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___343_i_3__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__23
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___343_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___343
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_1_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___68_i_1__12_replica
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_6.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_53__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_25__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_25__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]_0[3].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q_reg[0]_1.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[16]_i_54__11
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[9].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[9]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q_reg[19]_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[16]_i_101__11
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[2].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[15]_i_32__25
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[16]_i_76__11_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[16]_i_76__11
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_2__12
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_3__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_3__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_5__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_5__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]_0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[9]_i_1__67
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/stage3_inst/fpu2h/c7_2[8].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[15]_i_9__25
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[5]_2.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_0_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[12]_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[1]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[2].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1069__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_1/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_1_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2/O_n.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[2].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_266__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1366__0_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1366__0
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_870__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_870__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_1.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4/O_n.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4_LOPT_REMAP
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1071__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[47].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_139__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1371__0_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1371__0
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_599__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_599__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_2[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_9[10].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[25]_i_1__67
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[6].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_2__6
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[5]_2_repN.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_0_LOPT_REMAP_replica
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1063__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_21.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___342_i_1__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___342_i_10__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___342_i_10__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___342_i_3__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___342_i_3__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__26
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___342_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___342
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[51].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_135__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1351__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1351__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_587__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_587__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1246__3_n_0_repN.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1246__3_replica
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[3]_1.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1225__3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[0].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1455__3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1455__3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[23].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_204__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_739__1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_739__1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_2.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP_2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[3]_14.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___336_i_1__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___336_i_10__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___336_i_10__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___336_i_3__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___336_i_3__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[28].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__11
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___336_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___336
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[4].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1065__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[50].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_136__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1356__0_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1356__0
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_590__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_590__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[7].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1058__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[53].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_133__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1341__0_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1341__0
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_581__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_581__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_17.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_34__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[24]_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[24]_i_53__11
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[24]_i_71__11_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[24]_i_71__11
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_56__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_56__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/stage3_inst/fpu2h/c6_2[17].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[23]_i_27__25
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[24]_i_83__11_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[24]_i_83__11
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/stage3_inst/fpu2h/c7_2[18].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[23]_i_7__53
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[48].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_138__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_596__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_596__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_6.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1621__1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1456__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1456__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[6].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1061__4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/dina[52].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_134__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1346__2_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1346__2
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_584__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_584__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/B[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/s_i_8__3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/s_i_25__3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/s_i_25__3
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___155_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___155
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i___92_i_104__1_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i___92_i_104__1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___156_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___156
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___158_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___158
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i___76_i_3__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___157
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf2[5].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf2_reg[5]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i___92_i_60__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i___92_i_60__1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_13__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_13__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_18__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_18__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_2__10_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_2__10
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__3_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__16
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/B[3].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_6__6
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/Q[3].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[3]
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_1__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/fadd_w_s1_align_frac0[2].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_50__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_4__5_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_4__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/c6_2[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[7]_i_27__25
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/c7_2[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[7]_i_8__39
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q_reg[1]_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___67_i_19__5
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[386].  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[386]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][2].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_15_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_15
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_4_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_4
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_58_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_58
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[2].  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_1
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_32_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_32
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2[2].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2_reg[2]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][4].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][5].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[5]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/i___155_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/i___155
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_1__224
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/lmring_b_5[205].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue_reg[0][205]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][205]_i_1__17_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][205]_i_1__17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][7].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[7].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][11].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_7.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[30]_i_29__4
INFO: [Physopt 32-661] Optimized 191 nets.  Re-placed 191 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 191 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 191 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.340 | TNS=-88986.046 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77446 ; free virtual = 115335
Phase 3 Placement Based Optimization | Checksum: 1955e3cae

Time (s): cpu = 00:13:04 ; elapsed = 00:05:40 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77446 ; free virtual = 115336

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][7].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_14_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_14/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_19_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_19/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_2/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[1852].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1852]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__8/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___344_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___344/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[16]_i_96__11_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[16]_i_96__11/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[5]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_83__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/stage3_inst/fpu2h/fadd_w_exp_diff0[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___67_i_79__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]_0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[9]_i_1__67/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_18_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_18/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[48].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___163_i_1__8/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[52]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/i___161_i_1__8/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_2__54_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_2__54/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[21].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_1__81/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___67_i_71__6/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_50__13_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_50__13/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_31_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_31/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_17_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_64__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_64__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[20]_i_2__54_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[20]_i_2__54/O
INFO: [Physopt 32-661] Optimized 52 nets.  Re-placed 108 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 52 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 108 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-88960.944 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77416 ; free virtual = 115306
Phase 4 MultiInst Placement Optimization | Checksum: 27a899476

Time (s): cpu = 00:13:51 ; elapsed = 00:05:58 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77417 ; free virtual = 115306

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 81 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[0][22]_0[215]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[2][301]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[0][22]_0[151]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[2][237]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i___121_i_54__10_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[22]_i_6__77_0[16] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/i_4/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/q_reg[3]_2_repN_alias to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/q_reg[0]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/stage3_inst/fpu2h/fadd_w_exp_diff0[6] to 7 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/s_i_24__25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/stage_forstat[1]_i_4__7_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i_1/O_n to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[33]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/i___123_i_5__12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/stage_forstat[1]_i_4__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_18. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1182__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[0][22]_0[87]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue_reg[2][173]_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[32]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/stage3_inst/fpu2h/fadd_w_exp_diff0[6] to 6 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[3]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_45__11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_fold_reg_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/ea0d_reg[2]_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/cycle_reg[0]_4 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__41_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/P[17] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[1]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[15]_i_10__45 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[19]_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[20] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/i_1/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/i_3/O_n to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/s_rdat_fifo_wren_repN. Rewired (signal push) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_wcnt[2]_i_3_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/i_4/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/lopt_11 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_48__11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[14]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[23]_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[3]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_3 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[4]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_42__11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[12]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[25]_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[5]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_5 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i_4/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_1[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_48__11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/ea0d_reg[2]_3. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/cycle_reg[0]_4 to 7 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/s6_1[4]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[0]_4 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/ea0d_reg[2]_3. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/cycle_reg[0]_4 to 7 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[10]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[23]_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[8]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[20]_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/i_4/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/q_reg[3]_2_repN_alias to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/ea0d_reg[2]_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/cycle_reg[0]_4 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/ea0d_reg[2]_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/cycle_reg[0]_4 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[11]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[24]_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_48__13_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[4]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[15]_i_7__45 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ea0d_reg[2]_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/cycle_reg[0]_4 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[6]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_6 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[4]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_4 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[9]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[22]_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/s6_1[14]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[24]_i_6__53 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i___17_i_3__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/ea0d_reg[2]_3. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/cycle_reg[0]_4 to 7 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i___17_i_3__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_2 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i_1/O_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ea0d_reg[2]_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/cycle_reg[0]_4 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 50 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 50 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77354 ; free virtual = 115244
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-85697.153 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77355 ; free virtual = 115244
Phase 5 Rewire | Checksum: 19b4c956b

Time (s): cpu = 00:15:29 ; elapsed = 00:06:46 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77355 ; free virtual = 115244

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_1[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_1[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ex2_reg[22]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4]. Replicated 3 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/ex3_reg[49]_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/i___329_i_118__3 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[21]_4. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i___51_i_1__7 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3[4]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___52_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___52 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___53_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___53 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___54_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___54 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle[1]_repN. Replicated 5 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf2[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/i___121_i_71__12_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/i___121_i_63__12_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/i___121_i_63__12 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/i___161_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/i___161 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[52]_1. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/i___162_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/i___163_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/i___163 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf3[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg_15. Replicated 15 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/qn_reg[0]_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/qn[1]_i_6__0 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/qn_reg[1]_0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf0_reg_n_0_[3]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 29 nets. Created 52 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 52 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-85231.979 |
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77131 ; free virtual = 115021
Phase 6 Critical Cell Optimization | Checksum: 1bde1aa14

Time (s): cpu = 00:19:52 ; elapsed = 00:08:18 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77131 ; free virtual = 115021

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_15_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axring_top_buf/qn_reg[1]_rep_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/s_rdat_fifo_wren_repN_1. Replicated 3 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_n_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[799]_i_4_n_0_repN. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[799]_i_4_replica was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1246__3_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[5][576]_i_1_n_0_repN_4. Replicated 5 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[19]_0_repN. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-85164.960 |
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77128 ; free virtual = 115017
Phase 7 Fanout Optimization | Checksum: 1e539143c

Time (s): cpu = 00:20:09 ; elapsed = 00:08:30 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77128 ; free virtual = 115017

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/mu_config_cs_serial_input[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][14].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_14_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_14
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_15_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_15
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/mu_config_cs_serial_input[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_32_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_32
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][10].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[10].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/i___344_i_3__14_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/i___344_i_3__14
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__119
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_7.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[30]_i_29__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_6/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_6_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/s_i_24__10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/s_i_24__10
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/i___343_i_3__4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/i___343_i_3__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__39
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__39
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/i___158_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/i___158
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/i___157
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_1__345
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_24__9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_24__9
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__40
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[14]_i_9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[14]_i_9
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_exp_r/stage4_inst/h_fpd[23].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[55]_i_3__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/i___335_i_3__14_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/i___335_i_3__14
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[27].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q[27]_i_1__59
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[59].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[27]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][2].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[2].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/i___338_i_134__8_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/i___338_i_134__8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_19__44_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_19__44
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_8__44_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_8__44
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_1__143
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[38].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP
INFO: [Physopt 32-661] Optimized 188 nets.  Re-placed 188 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 188 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 188 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.173 | TNS=-84900.566 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77047 ; free virtual = 114937
Phase 8 Placement Based Optimization | Checksum: 1a1e828e7

Time (s): cpu = 00:21:40 ; elapsed = 00:09:05 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77047 ; free virtual = 114937

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i___158_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i___158/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i___157/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___76_i_1__11/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_18__35_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_18__35/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__23_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__23/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__96/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/ex_exp1[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/i___163_i_2__10/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___161_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___161/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/i___163_i_4__10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage1_inst/i___163_i_4__10/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___162_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___162/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___163_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___163/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/conf2[34].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/conf2_reg[34]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_6__32_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_6__32/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/unit_rstn_32.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ex4o[63]_i_8__10/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i___76_i_3__11/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[746].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[746]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][10].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/conf1[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/conf1_reg[5]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__2/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[21]_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___51_i_1__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___53_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___53/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___54_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___54/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf1_reg[5]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__26_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_3__26/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[16].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_1__26/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_3__84_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_3__84/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_7__60_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_7__60/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q[6]_i_1__192/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_1[4].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[4]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_637__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_637__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP/O
INFO: [Physopt 32-661] Optimized 48 nets.  Re-placed 99 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 48 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 99 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.155 | TNS=-84800.522 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76842 ; free virtual = 114732
Phase 9 MultiInst Placement Optimization | Checksum: 1c1ac9d25

Time (s): cpu = 00:24:03 ; elapsed = 00:09:41 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76842 ; free virtual = 114732

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 83 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i___121_i_54__10_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[22]_i_6__77_0[19] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__41_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/P[16] to 6 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_fold_reg_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn_reg[1]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__76_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/P[16] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[1]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_32__18_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__69_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[32]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___121_i_54__9_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q[22]_i_6__70_0[16] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_6. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_25__6_n_0 to 8 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[33]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_1_repN. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1 to 8 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_42__5_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[18] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_33__5_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_42__5_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[30]_i_35__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[3]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_46__11_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/cycle_reg[1]_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0[7]_i_38__5_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/sps1[7] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[0]_1_repN_1. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_1 to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[33]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1181__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/cycle_reg[1]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i___121_i_54__4_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[22]_i_6__35_0[16] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_fold_reg_8. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__20_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/P[16] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_5. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_n_0_repN_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/mexmr0d_reg[28]_0 to 10 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/stage4_fold_reg_8. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__62_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/P[16] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__48_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/P[16] to 6 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[991]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_fold_reg_8. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_1[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_11 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/lmranger_ok1. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/p_1_in5_in_2 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[2]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_11 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/ea0d_reg[2]_3. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/cycle_reg[0]_4 to 7 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[1]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[15]_i_10__39 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[19]_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[19] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmabuf/axi_s_rdata[12]_INST_0_i_5_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmabuf/axi_s_rdata[12]_INST_0_i_4_0[1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmabuf/axiif_addr_d_reg[8]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmabuf/axi_s_rdata[12]_INST_0_i_5_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[6]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_6 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[5]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_39__13_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/ea0d_reg[2]_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/cycle_reg[0]_4 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___17_i_3__8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_1[3]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_12 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_2. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram64_i_1246__7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/i_4/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/lopt_11 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i_2/O_n. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/stage_forstat_reg[1]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[4]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_42__13_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_2/O_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_1[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/spu3/oc00[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[28]_i_16_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[28]_i_17_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[10]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[23]_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_1[4]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[8]_i_43__11_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_3[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[3]_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/s6_1[6]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[16]_i_6__45 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 44 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76810 ; free virtual = 114699
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.155 | TNS=-83600.426 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76810 ; free virtual = 114700
Phase 10 Rewire | Checksum: 1f40f689c

Time (s): cpu = 00:25:53 ; elapsed = 00:10:42 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76810 ; free virtual = 114700

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_13. Replicated 8 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/s_i_24__16_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/i___338_i_136__7_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[48]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/i___338_i_119__7_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/i___338_i_119__7 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___48_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___49_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/conf1[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/fadd_w_s1_align_frac0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]_0[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/fadd_w_exp_diff1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q_reg[0]_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/q[16]_i_76__13_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___155_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___92_i_104__7_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/i___92_i_104__7 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___156_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___158_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___158 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___157_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/i___157 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/ex2_reg[22]_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex3_reg[49]_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___329_i_118__1 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[21]_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___52_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/i___54_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 25 nets. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.148 | TNS=-83553.539 |
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76729 ; free virtual = 114619
Phase 11 Critical Cell Optimization | Checksum: 18fc3251e

Time (s): cpu = 00:27:56 ; elapsed = 00:11:27 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76729 ; free virtual = 114619

Phase 12 Slr Crossing Optimization
INFO: [Physopt 32-913] Selecting 30 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Slr Crossing Optimization | Checksum: 18fc3251e

Time (s): cpu = 00:27:58 ; elapsed = 00:11:29 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76723 ; free virtual = 114612

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[54]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/dmrb_top_buf/axi_s_rlast. Replicated 3 times.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage5_inst/fb[799]_i_4_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/s_rdat_fifo_wren_repN_4. Replicated 1 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_n_0_repN_5. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb[799]_i_4_replica_5 was replaced.
INFO: [Physopt 32-232] Optimized 4 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.148 | TNS=-83541.840 |
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76722 ; free virtual = 114612
Phase 13 Fanout Optimization | Checksum: 19c850a96

Time (s): cpu = 00:28:06 ; elapsed = 00:11:34 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76722 ; free virtual = 114612

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_12_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_12
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/tx1_reg[62].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64_i_656__0
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/s_i_24__20_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/s_i_24__20
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__9
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_2__49_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_2__49
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_1__79
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/s_i_22__13
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[28].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__27
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_226.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/i___95_i_1__6
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___13_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/i___13
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_22__7
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i___76_i_3__3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_1__15
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][4].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[4].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][15].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[15]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[13]_i_1__79
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__79
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][9].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[9]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[9].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/i___341_i_3__9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/i___341_i_3__9
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[28].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__43
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__12_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/s_i_24__12
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1[3].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf1_reg[3]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___342_i_10__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___342_i_10__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__53
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___340_i_10__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___340_i_10__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[9].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[9]_i_1__59
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i___340_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/i___340
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/i___338_i_134__9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/i___338_i_134__9
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_1__159
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[38].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf1[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/conf1_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__79
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][7].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[7]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[7].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][2].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[2]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[2].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/i___157
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__7_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__7
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__32
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___336_i_10__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___336_i_10__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___336_i_3__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/i___336_i_3__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[28].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[28]_i_1__23
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_10__23_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_10__23
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_6__23_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_6__23
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[29].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[29]_i_1__23
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q[12]_i_1__47
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/stage_forstat[1]_i_4__11_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i_1/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i_1_LOPT_REMAP_rewire
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i___113_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/i_0_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/unit1_arbrk.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/unit1_arbrk_reg
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[16].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[16]_i_1__99
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___121_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___121
INFO: [Physopt 32-661] Optimized 166 nets.  Re-placed 166 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 166 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 166 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.127 | TNS=-39883.595 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76579 ; free virtual = 114469
Phase 14 Placement Based Optimization | Checksum: e7714ac0

Time (s): cpu = 00:30:01 ; elapsed = 00:12:14 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76579 ; free virtual = 114468

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[1761].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1761]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_10/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][11].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[11]_i_9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_2/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_6_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_6/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___158_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___158/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___76_i_3__8/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_18__26_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_18__26/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_2__45_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_2__45/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__17_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__17/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__72/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_24_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_24/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_2/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_20_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_20/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_1_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___68_i_1__12_replica/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_1__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_4__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_4__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/c6_2[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q[7]_i_27__25/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_2__12/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_3__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_3__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_5__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___68_i_5__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]_0[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q[9]_i_1__67/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[1875].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1875]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][3].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_33_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_33/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[3]_i_9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0[3]_i_18__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0[3]_i_18__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/spu3/nc1[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0[2]_i_18__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/spu3/oc001_in[7].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/tx0[6]_i_9__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_2__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_12__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_12__5/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_63__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___67_i_63__5/O
INFO: [Physopt 32-661] Optimized 40 nets.  Re-placed 83 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 83 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.086 | TNS=-39853.985 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76535 ; free virtual = 114425
Phase 15 MultiInst Placement Optimization | Checksum: 16c3d1964

Time (s): cpu = 00:30:50 ; elapsed = 00:12:35 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76534 ; free virtual = 114424

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 52 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i___121_i_54__4_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[22]_i_6__35_0[17] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__20_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/P[19] to 6 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[10]. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[23]_i_9__39 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_24__7_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[3]_1 to 8 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[33]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[23]_i_11_n_0. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[21]_i_10_0[2] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/stage4_fold_reg_4. Rewired (signal push) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/FSM_onehot_cmd_reg[0]_1 to 5 loads. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-242' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_in/inst_wr_addr_fifo/s_wdat_fifo_wren. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_8__62_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___121_i_54__9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_1[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___17_i_3__8_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[0]_3[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[22]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/stage3_inst/fpu2h/s6_2__0[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].mux_top_buf/queue_reg[0][0]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/i___17_i_3__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/q_reg[7]_6. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/i___163_i_3__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/s6_2__0[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 26 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76511 ; free virtual = 114401
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.086 | TNS=-38585.989 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76511 ; free virtual = 114401
Phase 16 Rewire | Checksum: 220cf4c78

Time (s): cpu = 00:31:40 ; elapsed = 00:13:06 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76507 ; free virtual = 114397

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/qn_reg[0]_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/qn[1]_i_6__0 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].mux_top_buf/qn_reg[1]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[17]_i_20_n_0. Replicated 2 times.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[5]_i_26_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[5]_i_26 was replaced.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/tx1_reg[5]_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage4_inst/h_fpd[0]. Replicated 2 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___121_i_71__9_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___121_i_71__9 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___121_i_63__9_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___121_i_63__9 was replaced.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___161_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___161 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/i___123_i_6__9_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage1_inst/i___123_i_6__9 was replaced.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/ex2_reg[52]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___162_n_0. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___162 was replaced.
INFO: [Physopt 32-232] Optimized 26 nets. Created 30 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 30 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.086 | TNS=-38111.841 |
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271
Phase 17 Critical Cell Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:13 ; elapsed = 00:14:12 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:13 ; elapsed = 00:14:13 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:14 ; elapsed = 00:14:14 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:15 ; elapsed = 00:14:14 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:16 ; elapsed = 00:14:16 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:17 ; elapsed = 00:14:16 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:18 ; elapsed = 00:14:17 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:18 ; elapsed = 00:14:18 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:19 ; elapsed = 00:14:18 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76381 ; free virtual = 114271

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 77 nets.  Swapped 2111 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 77 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2111 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-38062.066 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76363 ; free virtual = 114253
Phase 26 Critical Pin Optimization | Checksum: 1cc78a325

Time (s): cpu = 00:35:50 ; elapsed = 00:14:30 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76363 ; free virtual = 114253

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0[7][576]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_out/sr_rready_reg_0 was not replicated.
INFO: [Physopt 32-782] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[1] was not replicated
INFO: [Physopt 32-780] Instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-782] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[0] was not replicated
INFO: [Physopt 32-780] Instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/qn_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 31 nets. Created 43 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 43 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-35659.461 |
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76320 ; free virtual = 114210
Phase 27 Very High Fanout Optimization | Checksum: 15375cde0

Time (s): cpu = 00:37:10 ; elapsed = 00:15:24 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76320 ; free virtual = 114210

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[21]_i_20_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[21]_i_20
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1161__3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_exp_r/fpga_bram64_i_1161__3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/fpu2h/ex2_d_exp_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__10
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___157
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_1__253
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___93_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/i___93
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_24__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_24__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___156_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___156
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/i___76_i_3__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/i___157
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_6__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/ex3_reg[49]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/i___329_i_118__8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[21]_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___51_i_1__17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___52_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___52
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___54_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/i___54
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[20].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[20]_i_1__80
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[52].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___76_i_2__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[16].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___54_i_3__8
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[15]_i_1__88
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___121_i_63__2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/i___121_i_63__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[21].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[21]_i_1__27
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[21].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[21]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/sfma_sfmapc7_r/i___217_i_1__4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_1__60
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[6]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[8]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[19].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_27__18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[19]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/s_i_28__2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_1__36
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[8].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[8]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_28__18_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/s_i_28__18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[1]_i_1__68
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[33].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5]_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__4_replica
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[0]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[17].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[17]_i_1__88
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[17].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/q[16]_i_10__53_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage1_inst/q[16]_i_10__53
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[16].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q[16]_i_1__80
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[18].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q[18]_i_1__24
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[12]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_7.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_exp_r/tx0[30]_i_29__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/dina[58].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_153__5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4_LOPT_REMAP
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/conf1_reg[4].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/q[15]_i_6__14
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[10].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__29
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_24__9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/s_i_24__9
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][0].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[0]_i_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[0]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[0]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[10]_i_18_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[10]_i_18
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/tx0_reg[2]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64_i_847__6
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/ex2_reg[17].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/i___54_i_1__17
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/s_i_22__1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[14].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__7
INFO: [Physopt 32-661] Optimized 170 nets.  Re-placed 170 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 170 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 170 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.959 | TNS=-35538.986 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76147 ; free virtual = 114037
Phase 28 Placement Based Optimization | Checksum: 10e59ea9a

Time (s): cpu = 00:39:27 ; elapsed = 00:16:09 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76147 ; free virtual = 114037

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][1].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_10_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_10/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][5].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[5]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[5]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[5]_i_4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_16_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_16/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[4]_i_4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[1308].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1308]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_11_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[12]_i_11/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/opo_reg[2]_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/tx0[30]_i_7__13/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][10].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_12_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_12/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_16_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_16/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[1]_i_4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][14].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_13_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_13/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_4_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[14]_i_4/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4/O_n.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_4_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][13].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_11_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_11/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_3_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_39_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[13]_i_39/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[30]_i_66_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/exe3l/tx0[30]_i_66/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___217_i_2__9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___92_i_100__9_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/i___92_i_100__9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___158_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___158/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___157_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/i___157/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/i___23_i_3__9/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/conf3[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/conf3_reg[6]/Q
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[1].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q[1]_i_1__230/O
INFO: [Physopt 32-661] Optimized 46 nets.  Re-placed 93 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 46 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 93 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.934 | TNS=-35458.241 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76115 ; free virtual = 114005
Phase 29 MultiInst Placement Optimization | Checksum: fcdb6f10

Time (s): cpu = 00:40:19 ; elapsed = 00:16:28 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76115 ; free virtual = 114005

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.934 | TNS=-35458.241 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.915 | TNS=-35460.791 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/doutb_array[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.907 | TNS=-35457.226 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.904 | TNS=-35460.496 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.900 | TNS=-35454.304 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.898 | TNS=-35458.928 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/conf0_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.896 | TNS=-35410.882 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.895 | TNS=-35416.011 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_rep__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.884 | TNS=-35423.593 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.883 | TNS=-35424.913 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[1869]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.882 | TNS=-35425.845 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.877 | TNS=-35426.616 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/doutb_array[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.876 | TNS=-35426.223 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.875 | TNS=-35425.699 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[27]. Net driver inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/q_reg[27] was replaced.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.873 | TNS=-35428.955 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.873 | TNS=-35432.164 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.871 | TNS=-35429.963 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf3[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.869 | TNS=-35427.955 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-35428.100 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-35428.333 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_exp_r/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-35432.255 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[5]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN.  Did not re-place instance inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34980.338 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[231]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[121]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34977.835 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34942.357 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[89]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34932.316 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34925.226 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34891.549 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34883.782 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34870.842 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34866.527 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[91]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34856.090 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[122]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34853.478 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[106]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34853.478 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[90]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34839.020 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34780.594 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[107]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34766.268 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[39].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[39]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34763.703 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34713.295 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[95]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34690.089 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[125]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34682.780 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[111]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34676.294 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34673.743 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[105]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34673.652 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34663.452 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34661.763 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[123]
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[123]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34659.195 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[102]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34657.045 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[87]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34650.577 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34650.431 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[431]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_32. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34650.089 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34582.667 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22/O
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34582.579 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[445]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_59. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34581.884 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[443]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_1/O_n_57. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34581.193 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rcnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34581.055 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[251]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34581.219 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[374]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34581.321 |
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[446].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[446]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[446]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34517.561 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg_n_0_[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[63]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34483.633 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[500]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[500]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34482.953 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[6].sr_rd_flg_reg__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/s_s_wadr_fifo_rden. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34478.886 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[427]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34478.755 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34478.162 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__1_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34477.602 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[509]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[509]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34477.282 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[251]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34477.223 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34477.103 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[2].sr_clr_flg_reg[2]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34476.845 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[505]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[505]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34476.379 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34475.877 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[2]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34475.568 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[370]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[370]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34475.204 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[14]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34474.710 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]_bret__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34474.531 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[433]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_52. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34474.371 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__1_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34473.836 |
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[3].sr_clr_flg_reg[3]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34473.673 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[449]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_60. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34473.564 |
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[483]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[483]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-34472.981 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[1].sr_clr_flg_reg[1]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[440]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_56. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[374]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/stage3_h_ex2_d_s.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/q_reg[0]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/stage3_h_ex2_d_s.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/q_reg[0]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/stage3_h_ex2_d_s. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[486]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[486]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[0].sr_rd_flg_reg[0]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[442]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_6. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[424]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[2]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[2]_bret__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[3]_bret__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[3]_bret__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[1]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[2]_bret__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[3]_bret__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[3]_bret__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_inf_r/stage2_l_ex1_d_inf. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_nan_r/stage2_l_ex1_d_nan. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_s_r/stage2_l_fadd_s1_s. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/stage2_l_fadd_s1_frac[1]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_exp_r/Q[5]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[11].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[11]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[15]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_sbusy_reg
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/TX_PROBE2[444]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][60]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][60]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/doutb_array[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[12].  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_14.  Did not re-place instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg_n_0_[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg[5]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_rcnt_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[441]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[442]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[444]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[504]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[457]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/Q[3].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[5]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/Q[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[7]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/Q[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[7]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_1
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/TX_PROBE2[444]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][60]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[60].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][60]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6]__0__0[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_5
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[444]_i_5/O
Phase 30 Critical Path Optimization | Checksum: 1785f05c6

Time (s): cpu = 00:46:54 ; elapsed = 00:19:31 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 75794 ; free virtual = 113684

Phase 31 Critical Path Optimization
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1_reg[5]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1[5].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/conf1_reg[5]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[508]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[510]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[429]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[446].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[446]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[446]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[427]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3_LOPT_REMAP_4/O
INFO: [Physopt 32-572] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_3.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_3.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_3/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rcnt[0].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rcnt_reg[0]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rcnt[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1 was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/FSM_onehot_sr_tx_state_reg[1]_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_rcnt[2]_i_3/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[231]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[381]_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[449]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[378]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[396]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0 was not replicated.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_1/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[511]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[482]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[428]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[499]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[431]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_32.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3_LOPT_REMAP_32
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_32.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3_LOPT_REMAP_32/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[446].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[446]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[446]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[47]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[480]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[503]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[424]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_3.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_3.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3_LOPT_REMAP_3/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[490]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_4/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[231]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_22/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_1
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_replica_1/O
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[397]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/stage3_h_ex2_d_s.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/q_reg[0]
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2h/ex2_d_s_r/stage3_h_ex2_d_s. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12.  Did not re-place instance inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_12
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12.  Did not re-place instance inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_12/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[15]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15].  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[15]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[457]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_61.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_61
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_61.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2_LOPT_REMAP_61/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[198]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[2].sr_rd_flg_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7]__0[6].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[7][6]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_5_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_5
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[496]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_wcnt[2]_i_4/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20/O
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[107].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[107]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[107].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[107]/Q
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[107]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[410]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[276]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[43].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[43]
INFO: [Physopt 32-662] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[63].  Did not re-place instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[63]
Phase 31 Critical Path Optimization | Checksum: 186e4609a

Time (s): cpu = 00:52:25 ; elapsed = 00:21:28 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 75483 ; free virtual = 113373

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: 186e4609a

Time (s): cpu = 00:52:27 ; elapsed = 00:21:30 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 75483 ; free virtual = 113374

Phase 33 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-1.829 | TNS=-32780.867 | WHS=-0.177 | THS=-31.582 |
INFO: [Physopt 32-45] Identified 291 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 217 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 217 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-1.829 | TNS=-32783.741 | WHS=-0.106 | THS=-15.432 |
Phase 33 Hold Fix Optimization | Checksum: 23027b70b

Time (s): cpu = 00:55:32 ; elapsed = 00:22:05 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76754 ; free virtual = 114645
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76778 ; free virtual = 114669
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76885 ; free virtual = 114775
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.829 | TNS=-32783.741 | WHS=-0.106 | THS=-15.432 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.005  |      41032.070  |          384  |              0  |                    58  |           7  |           3  |  00:04:50  |
|  Placement Based       |          0.323  |      44413.656  |            0  |              0  |                   715  |           0  |           4  |  00:02:35  |
|  MultiInst Placement   |          0.094  |        235.501  |            0  |              0  |                   186  |           0  |           4  |  00:01:33  |
|  Rewire                |          0.000  |       5731.883  |           37  |              0  |                   120  |           0  |           3  |  00:02:16  |
|  Critical Cell         |          0.007  |        986.209  |          121  |              0  |                    80  |           6  |           3  |  00:03:21  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           2  |           1  |  00:00:02  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
|  Critical Pin          |          0.067  |         49.775  |            0  |              0  |                    77  |           0  |           1  |  00:00:11  |
|  Very High Fanout      |          0.000  |       2402.605  |           43  |              0  |                    31  |          15  |           1  |  00:00:53  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path         |          0.104  |       2677.374  |          178  |              0  |                   305  |           0  |           2  |  00:04:59  |
|  Total                 |          0.600  |      97529.062  |          763  |              0  |                  1572  |          30  |          31  |  00:20:41  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.071  |         16.151  |         217  |          0  |             217  |           0  |           1  |  00:00:13  |
|  Total                      |          0.071  |         16.151  |         217  |          0  |             217  |           0  |           1  |  00:00:13  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76809 ; free virtual = 114699
Ending Physical Synthesis Task | Checksum: 1a351f98d

Time (s): cpu = 00:56:06 ; elapsed = 00:22:27 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76809 ; free virtual = 114699
INFO: [Common 17-83] Releasing license: Implementation
1603 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 01:00:00 ; elapsed = 00:23:14 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77521 ; free virtual = 115412
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77522 ; free virtual = 115413
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77019 ; free virtual = 115212
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76031 ; free virtual = 115076
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:59 ; elapsed = 00:01:41 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77176 ; free virtual = 115316
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 55b4f42e ConstDB: 0 ShapeSum: a93e49b5 RouteDB: 61cf3fa9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d55b523f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:15 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 75817 ; free virtual = 113958
Post Restoration Checksum: NetGraph: b533b7da NumContArr: 9bbc711a Constraints: 607ab14f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b16ada43

Time (s): cpu = 00:02:48 ; elapsed = 00:01:22 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77272 ; free virtual = 115413

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b16ada43

Time (s): cpu = 00:02:49 ; elapsed = 00:01:23 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77077 ; free virtual = 115219

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b16ada43

Time (s): cpu = 00:02:50 ; elapsed = 00:01:24 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77077 ; free virtual = 115219

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 179278045

Time (s): cpu = 00:03:12 ; elapsed = 00:01:47 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 77041 ; free virtual = 115183

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 27cdfe9c4

Time (s): cpu = 00:07:12 ; elapsed = 00:02:47 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76136 ; free virtual = 114278
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.898 | TNS=-14446.140| WHS=-0.120 | THS=-32.200|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2d044f631

Time (s): cpu = 00:13:52 ; elapsed = 00:04:15 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76040 ; free virtual = 114182
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.898 | TNS=-10298.855| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 234f25ba1

Time (s): cpu = 00:13:53 ; elapsed = 00:04:16 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76024 ; free virtual = 114166
Phase 2 Router Initialization | Checksum: 2260af7a2

Time (s): cpu = 00:13:55 ; elapsed = 00:04:18 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76024 ; free virtual = 114166

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2260af7a2

Time (s): cpu = 00:14:10 ; elapsed = 00:04:33 . Memory (MB): peak = 18803.480 ; gain = 0.000 ; free physical = 76008 ; free virtual = 114151
Phase 3 Initial Routing | Checksum: 3461b4897

Time (s): cpu = 00:21:32 ; elapsed = 00:07:59 . Memory (MB): peak = 19257.242 ; gain = 453.762 ; free physical = 75598 ; free virtual = 113740

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.25|     8x8|      0.35|   16x16|      1.17|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.35|     8x8|      0.39|   16x16|      1.38|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      0.99|   32x32|      1.17|   16x16|      2.12|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      1.22|   16x16|      1.65|   32x32|      2.65|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X160Y724->INT_X175Y755 (BRAM_X160Y720->CLEL_R_X175Y755)
	INT_X192Y884->INT_X192Y899 (CLE_M_R_X192Y884->GTH_R_X192Y840)
	INT_X192Y836->INT_X192Y851 (CLE_M_R_X192Y836->GTH_R_X192Y840)
	INT_X192Y788->INT_X192Y803 (CLE_M_R_X192Y788->GTH_R_X192Y780)
	INT_X160Y724->INT_X175Y739 (BRAM_X160Y720->CLEL_R_X175Y739)
WEST
	INT_X136Y740->INT_X151Y763 (CLEL_L_X136Y740->CLEL_R_X151Y763)
	INT_X80Y772->INT_X87Y779 (CLE_M_X80Y772->CLEL_R_X87Y779)
	INT_X136Y756->INT_X143Y763 (CLEL_L_X136Y756->CLEL_R_X143Y763)
	INT_X144Y748->INT_X151Y755 (CLE_M_X144Y748->CLEL_R_X151Y755)
	INT_X64Y740->INT_X71Y747 (CLEL_L_X64Y740->CLEL_R_X71Y747)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X160Y724->INT_X175Y755 (BRAM_X160Y720->CLEL_R_X175Y755)
	INT_X160Y740->INT_X175Y755 (BRAM_X160Y740->CLEL_R_X175Y755)
	INT_X160Y724->INT_X175Y739 (BRAM_X160Y720->CLEL_R_X175Y739)
WEST
	INT_X80Y764->INT_X95Y779 (CLE_M_X80Y764->CLEL_R_X95Y779)
	INT_X80Y772->INT_X87Y779 (CLE_M_X80Y772->CLEL_R_X87Y779)
	INT_X88Y764->INT_X95Y771 (CLEL_L_X88Y764->CLEL_R_X95Y771)
	INT_X64Y740->INT_X71Y747 (CLEL_L_X64Y740->CLEL_R_X71Y747)
	INT_X168Y740->INT_X175Y747 (CLEL_L_X168Y740->CLEL_R_X175Y747)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X160Y388->INT_X167Y411 (BRAM_X160Y385->CLEL_R_X167Y411)
	INT_X72Y788->INT_X79Y795 (CLEL_L_X72Y788->CLEL_R_X79Y795)
	INT_X160Y404->INT_X167Y411 (BRAM_X160Y400->CLEL_R_X167Y411)
	INT_X160Y396->INT_X167Y403 (BRAM_X160Y395->CLEL_R_X167Y403)
SOUTH
	INT_X168Y844->INT_X175Y867 (CLEL_L_X168Y844->CLEL_R_X175Y867)
	INT_X168Y860->INT_X175Y867 (CLEL_L_X168Y860->CLEL_R_X175Y867)
	INT_X168Y852->INT_X175Y859 (CLEL_L_X168Y852->CLEL_R_X175Y859)
	INT_X168Y844->INT_X175Y851 (CLEL_L_X168Y844->CLEL_R_X175Y851)
	INT_X144Y812->INT_X151Y819 (CLE_M_X144Y812->CLEL_R_X151Y819)
EAST
	INT_X160Y724->INT_X183Y747 (BRAM_X160Y720->CLEL_R_X183Y747)
	INT_X192Y884->INT_X192Y899 (CLE_M_R_X192Y884->GTH_R_X192Y840)
	INT_X192Y836->INT_X192Y851 (CLE_M_R_X192Y836->GTH_R_X192Y840)
	INT_X160Y804->INT_X175Y819 (BRAM_X160Y800->CLEL_R_X175Y819)
	INT_X192Y788->INT_X192Y803 (CLE_M_R_X192Y788->GTH_R_X192Y780)
WEST
	INT_X72Y820->INT_X111Y859 (CLEL_L_X72Y820->CLEL_R_X111Y859)
	INT_X80Y836->INT_X95Y851 (CLE_M_X80Y836->CLEL_R_X95Y851)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 393929
 Number of Nodes with overlaps = 26310
 Number of Nodes with overlaps = 3414
 Number of Nodes with overlaps = 941
 Number of Nodes with overlaps = 324
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X35Y690 CLEL_R_X35Y690 
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.991 | TNS=-42908.238| WHS=-0.066 | THS=-0.305 |

Phase 4.1 Global Iteration 0 | Checksum: 28daa9b56

Time (s): cpu = 00:56:19 ; elapsed = 00:25:12 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75584 ; free virtual = 113727

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.963 | TNS=-41270.230| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 114503e74

Time (s): cpu = 01:02:56 ; elapsed = 00:30:35 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75531 ; free virtual = 113674

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.739 | TNS=-39705.730| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 24fcbaafb

Time (s): cpu = 01:06:23 ; elapsed = 00:33:38 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75547 ; free virtual = 113690

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.653 | TNS=-39096.984| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 22714c54c

Time (s): cpu = 01:11:02 ; elapsed = 00:37:18 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75525 ; free virtual = 113668

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.584 | TNS=-37734.914| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 270b7d46b

Time (s): cpu = 01:15:35 ; elapsed = 00:41:08 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75514 ; free virtual = 113656

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.544 | TNS=-36293.828| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 38ec11902

Time (s): cpu = 01:19:13 ; elapsed = 00:43:59 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75502 ; free virtual = 113645

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.559 | TNS=-35411.535| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 21891288a

Time (s): cpu = 01:23:52 ; elapsed = 00:48:05 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75527 ; free virtual = 113670
Phase 4 Rip-up And Reroute | Checksum: 21891288a

Time (s): cpu = 01:23:54 ; elapsed = 00:48:07 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75527 ; free virtual = 113670

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1bf9e88e7

Time (s): cpu = 01:25:43 ; elapsed = 00:48:40 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75451 ; free virtual = 113593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.544 | TNS=-36293.828| WHS=0.004  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 13c62937c

Time (s): cpu = 01:27:58 ; elapsed = 00:49:16 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75365 ; free virtual = 113508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-35021.500| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 237b1afc6

Time (s): cpu = 01:30:11 ; elapsed = 00:49:50 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75332 ; free virtual = 113474
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-34270.082| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 2592adccf

Time (s): cpu = 01:32:18 ; elapsed = 00:50:25 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75295 ; free virtual = 113437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33739.273| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 265e4ce83

Time (s): cpu = 01:34:22 ; elapsed = 00:50:59 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75261 ; free virtual = 113403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33399.988| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 253c0ee96

Time (s): cpu = 01:36:30 ; elapsed = 00:51:34 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75229 ; free virtual = 113371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33299.934| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 2800895dc

Time (s): cpu = 01:38:35 ; elapsed = 00:52:07 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75197 ; free virtual = 113339
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33251.539| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 1d0a1336d

Time (s): cpu = 01:40:35 ; elapsed = 00:52:40 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75161 ; free virtual = 113304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33175.293| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 20077d30a

Time (s): cpu = 01:42:35 ; elapsed = 00:53:14 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75130 ; free virtual = 113273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33103.863| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 1db8466a7

Time (s): cpu = 01:44:36 ; elapsed = 00:53:47 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75088 ; free virtual = 113230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-33041.469| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 35309b81a

Time (s): cpu = 01:44:57 ; elapsed = 00:53:58 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75159 ; free virtual = 113301
Phase 5.1 TNS Cleanup | Checksum: 35309b81a

Time (s): cpu = 01:44:59 ; elapsed = 00:54:00 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75156 ; free virtual = 113299

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 35309b81a

Time (s): cpu = 01:45:01 ; elapsed = 00:54:02 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75159 ; free virtual = 113301
Phase 5 Delay and Skew Optimization | Checksum: 35309b81a

Time (s): cpu = 01:45:03 ; elapsed = 00:54:04 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75159 ; free virtual = 113301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3052c5f9e

Time (s): cpu = 01:46:56 ; elapsed = 00:54:35 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75182 ; free virtual = 113325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-32855.324| WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a0773787

Time (s): cpu = 01:46:59 ; elapsed = 00:54:38 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75183 ; free virtual = 113326
Phase 6 Post Hold Fix | Checksum: 2a0773787

Time (s): cpu = 01:47:01 ; elapsed = 00:54:40 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75184 ; free virtual = 113326

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 316e41549

Time (s): cpu = 01:50:18 ; elapsed = 00:55:29 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75130 ; free virtual = 113273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.543 | TNS=-32855.324| WHS=0.004  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 316e41549

Time (s): cpu = 01:50:21 ; elapsed = 00:55:32 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75408 ; free virtual = 113550

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.81176 %
  Global Horizontal Routing Utilization  = 12.0942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.7458%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.8889%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X104Y895 -> INT_X104Y895
   INT_X159Y895 -> INT_X159Y895
   INT_X161Y756 -> INT_X161Y756
   INT_X69Y595 -> INT_X69Y595
East Dir 1x1 Area, Max Cong = 93.2692%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X167Y818 -> INT_X167Y818
   INT_X164Y812 -> INT_X164Y812
   INT_X138Y779 -> INT_X138Y779
   INT_X168Y768 -> INT_X168Y768
   INT_X169Y757 -> INT_X169Y757
West Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X146Y867 -> INT_X146Y867
   INT_X144Y862 -> INT_X144Y862
   INT_X163Y862 -> INT_X163Y862
   INT_X101Y812 -> INT_X101Y812
   INT_X80Y766 -> INT_X80Y766

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 1dc4956e1

Time (s): cpu = 01:51:38 ; elapsed = 00:56:23 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75420 ; free virtual = 113563

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1dc4956e1

Time (s): cpu = 01:51:40 ; elapsed = 00:56:25 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75412 ; free virtual = 113554

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y43/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y42/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y41/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y40/SOUTHREFCLK1
Phase 10 Depositing Routes | Checksum: 1dc4956e1

Time (s): cpu = 01:52:08 ; elapsed = 00:56:53 . Memory (MB): peak = 20333.383 ; gain = 1529.902 ; free physical = 75447 ; free virtual = 113590

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 20333.383 ; gain = 0.000 ; free physical = 75249 ; free virtual = 113392
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y2 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y3 }.
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y11 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y10 }.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.413. For the most accurate timing information please run report_timing.
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y11 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y10 }.
CRITICAL WARNING: [Place 30-934] CLOCK_ROOT is constrained to clock region X8Y2 on net 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]' by the user while it needs to be located in one of the clock regions specified below in order to meet GTHE3_CHANNEL clock skew requirement under all circumstances. Use report_timing_summary or report_pulse_width to verify that max skew requirements are met on the cell 'inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST' in the routed design database. In case of max skew slack violation, please remove the USER_CLOCK_ROOT constraint or specify a recommended clock region instead. List of recommended clock regions to be used as root: { X8Y3 }.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 20341.383 ; gain = 0.000 ; free physical = 73725 ; free virtual = 111868
Ending IncrPlace Task | Checksum: 9f922edd

Time (s): cpu = 00:07:20 ; elapsed = 00:04:46 . Memory (MB): peak = 20341.383 ; gain = 8.000 ; free physical = 75162 ; free virtual = 113304
Phase 11 Incr Placement Change | Checksum: 1dc4956e1

Time (s): cpu = 01:59:35 ; elapsed = 01:01:46 . Memory (MB): peak = 20341.383 ; gain = 1537.902 ; free physical = 75162 ; free virtual = 113304

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: d93039a9

Time (s): cpu = 02:02:26 ; elapsed = 01:03:01 . Memory (MB): peak = 20341.383 ; gain = 1537.902 ; free physical = 74861 ; free virtual = 113004
Post Restoration Checksum: NetGraph: f34f665c NumContArr: 7fc51869 Constraints: 55734ef0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 1c887cdb5

Time (s): cpu = 02:02:46 ; elapsed = 01:03:20 . Memory (MB): peak = 20341.383 ; gain = 1537.902 ; free physical = 74565 ; free virtual = 112707

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1999e48b4

Time (s): cpu = 02:02:49 ; elapsed = 01:03:23 . Memory (MB): peak = 20341.383 ; gain = 1537.902 ; free physical = 74565 ; free virtual = 112707

Phase 13.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.3 Global Clock Net Routing | Checksum: 1e6cef848

Time (s): cpu = 02:03:09 ; elapsed = 01:03:43 . Memory (MB): peak = 20341.383 ; gain = 1537.902 ; free physical = 74515 ; free virtual = 112658

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 187dca3de

Time (s): cpu = 02:06:10 ; elapsed = 01:04:43 . Memory (MB): peak = 20341.383 ; gain = 1537.902 ; free physical = 72870 ; free virtual = 111013
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-29827.979| WHS=-0.123 | THS=-30.835|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 1c3fdd341

Time (s): cpu = 02:11:24 ; elapsed = 01:06:04 . Memory (MB): peak = 20856.949 ; gain = 2053.469 ; free physical = 72848 ; free virtual = 110991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-29473.826| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 2043ae9f6

Time (s): cpu = 02:11:26 ; elapsed = 01:06:06 . Memory (MB): peak = 20856.949 ; gain = 2053.469 ; free physical = 72833 ; free virtual = 110975
Phase 13 Router Initialization | Checksum: 1e6f417a6

Time (s): cpu = 02:11:31 ; elapsed = 01:06:12 . Memory (MB): peak = 20856.949 ; gain = 2053.469 ; free physical = 73001 ; free virtual = 111144

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 20496bfbc

Time (s): cpu = 02:15:47 ; elapsed = 01:08:24 . Memory (MB): peak = 21055.785 ; gain = 2252.305 ; free physical = 72956 ; free virtual = 111099

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 62402
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X171Y579 CLEL_R_X171Y579 CLE_M_X170Y571 CLEL_R_X170Y571 CLEL_L_X171Y568 CLEL_R_X171Y568 CLEL_L_X171Y570 CLEL_R_X171Y570 CLEL_L_X169Y569 CLEL_R_X169Y569 
 Number of Nodes with overlaps = 2340
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X175Y566 CLEL_R_X175Y566 CLEL_L_X172Y573 CLEL_R_X172Y573 CLEL_L_X172Y574 CLEL_R_X172Y574 CLE_M_X170Y572 CLEL_R_X170Y572 
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.644 | TNS=-33864.098| WHS=-0.023 | THS=-0.023 |

Phase 15.1 Global Iteration 0 | Checksum: 2b94f1ab7

Time (s): cpu = 02:32:04 ; elapsed = 01:16:10 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72825 ; free virtual = 110967

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33599.469| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 16edca27f

Time (s): cpu = 02:36:33 ; elapsed = 01:19:40 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72731 ; free virtual = 110874

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.574 | TNS=-32912.703| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 246f18455

Time (s): cpu = 02:37:50 ; elapsed = 01:20:45 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72808 ; free virtual = 110951
Phase 15 Rip-up And Reroute | Checksum: 246f18455

Time (s): cpu = 02:37:52 ; elapsed = 01:20:46 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72808 ; free virtual = 110951

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 2602f9719

Time (s): cpu = 02:39:45 ; elapsed = 01:21:23 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72634 ; free virtual = 110777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33599.469| WHS=0.004  | THS=0.000  |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 1a8ae59f1

Time (s): cpu = 02:42:00 ; elapsed = 01:22:06 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72557 ; free virtual = 110700
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33535.184| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 1f3174c75

Time (s): cpu = 02:43:59 ; elapsed = 01:22:43 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72525 ; free virtual = 110668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33515.344| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 2cb0b622e

Time (s): cpu = 02:46:06 ; elapsed = 01:23:24 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72493 ; free virtual = 110636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33499.336| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 1b3dda49a

Time (s): cpu = 02:48:05 ; elapsed = 01:24:01 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72457 ; free virtual = 110600
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33485.203| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 1b069efd8

Time (s): cpu = 02:50:25 ; elapsed = 01:24:47 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72422 ; free virtual = 110565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33397.105| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 19a02df1f

Time (s): cpu = 02:52:26 ; elapsed = 01:25:24 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72389 ; free virtual = 110532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33388.789| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 2225550d5

Time (s): cpu = 02:54:23 ; elapsed = 01:26:01 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72359 ; free virtual = 110502
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33384.043| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 1ea062a56

Time (s): cpu = 02:56:21 ; elapsed = 01:26:38 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72327 ; free virtual = 110470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33376.590| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 1dc316cb2

Time (s): cpu = 02:58:20 ; elapsed = 01:27:17 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72283 ; free virtual = 110426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33370.367| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 153628909

Time (s): cpu = 02:58:34 ; elapsed = 01:27:26 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72426 ; free virtual = 110569
Phase 16.1 TNS Cleanup | Checksum: 153628909

Time (s): cpu = 02:58:35 ; elapsed = 01:27:27 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72427 ; free virtual = 110570

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 153628909

Time (s): cpu = 02:58:37 ; elapsed = 01:27:29 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72427 ; free virtual = 110570
Phase 16 Delay and Skew Optimization | Checksum: 153628909

Time (s): cpu = 02:58:39 ; elapsed = 01:27:31 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72426 ; free virtual = 110569

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1918f98dc

Time (s): cpu = 03:00:31 ; elapsed = 01:28:07 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72425 ; free virtual = 110568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33364.973| WHS=0.004  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 18145dd69

Time (s): cpu = 03:00:34 ; elapsed = 01:28:10 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72426 ; free virtual = 110569
Phase 17 Post Hold Fix | Checksum: 18145dd69

Time (s): cpu = 03:00:36 ; elapsed = 01:28:12 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72426 ; free virtual = 110569

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1237a76e5

Time (s): cpu = 03:04:19 ; elapsed = 01:29:09 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72358 ; free virtual = 110501
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.534 | TNS=-33364.973| WHS=0.004  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 1237a76e5

Time (s): cpu = 03:04:22 ; elapsed = 01:29:12 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72801 ; free virtual = 110944

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.73214 %
  Global Horizontal Routing Utilization  = 12.0552 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.8983%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.8889%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X104Y895 -> INT_X104Y895
   INT_X159Y895 -> INT_X159Y895
   INT_X161Y756 -> INT_X161Y756
East Dir 1x1 Area, Max Cong = 93.2692%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X167Y818 -> INT_X167Y818
   INT_X163Y816 -> INT_X163Y816
   INT_X166Y813 -> INT_X166Y813
   INT_X138Y779 -> INT_X138Y779
   INT_X168Y768 -> INT_X168Y768
West Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X146Y867 -> INT_X146Y867
   INT_X163Y862 -> INT_X163Y862
   INT_X101Y812 -> INT_X101Y812
   INT_X81Y767 -> INT_X81Y767
   INT_X80Y766 -> INT_X80Y766

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 19 Route finalize | Checksum: 14fc27207

Time (s): cpu = 03:05:35 ; elapsed = 01:30:00 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72853 ; free virtual = 110996

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 14fc27207

Time (s): cpu = 03:05:37 ; elapsed = 01:30:02 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72845 ; free virtual = 110988

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 14fc27207

Time (s): cpu = 03:06:05 ; elapsed = 01:30:30 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 72893 ; free virtual = 111036

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.525 | TNS=-33003.922| WHS=0.004  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 179fc7da9

Time (s): cpu = 03:09:58 ; elapsed = 01:31:19 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 73065 ; free virtual = 111208
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 03:09:58 ; elapsed = 01:31:20 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 75154 ; free virtual = 113297

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1671 Infos, 2 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 03:10:35 ; elapsed = 01:31:46 . Memory (MB): peak = 22266.074 ; gain = 3462.594 ; free physical = 75154 ; free virtual = 113297
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 22266.074 ; gain = 0.000 ; free physical = 75157 ; free virtual = 113300
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 22656.715 ; gain = 0.000 ; free physical = 74719 ; free virtual = 113166
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 22656.715 ; gain = 0.004 ; free physical = 73378 ; free virtual = 113104
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:10 ; elapsed = 00:01:48 . Memory (MB): peak = 22656.715 ; gain = 390.641 ; free physical = 74732 ; free virtual = 113245
INFO: [runtcl-4] Executing : report_drc -file VU440_TOP_drc_routed.rpt -pb VU440_TOP_drc_routed.pb -rpx VU440_TOP_drc_routed.rpx
Command: report_drc -file VU440_TOP_drc_routed.rpt -pb VU440_TOP_drc_routed.pb -rpx VU440_TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 23730.973 ; gain = 1074.258 ; free physical = 74717 ; free virtual = 113230
INFO: [runtcl-4] Executing : report_methodology -file VU440_TOP_methodology_drc_routed.rpt -pb VU440_TOP_methodology_drc_routed.pb -rpx VU440_TOP_methodology_drc_routed.rpx
Command: report_methodology -file VU440_TOP_methodology_drc_routed.rpt -pb VU440_TOP_methodology_drc_routed.pb -rpx VU440_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:05:29 ; elapsed = 00:01:22 . Memory (MB): peak = 23730.973 ; gain = 0.000 ; free physical = 71341 ; free virtual = 109856
INFO: [runtcl-4] Executing : report_power -file VU440_TOP_power_routed.rpt -pb VU440_TOP_power_summary_routed.pb -rpx VU440_TOP_power_routed.rpx
Command: report_power -file VU440_TOP_power_routed.rpt -pb VU440_TOP_power_summary_routed.pb -rpx VU440_TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1683 Infos, 3 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:57 ; elapsed = 00:02:07 . Memory (MB): peak = 23934.293 ; gain = 203.320 ; free physical = 70901 ; free virtual = 109435
INFO: [runtcl-4] Executing : report_route_status -file VU440_TOP_route_status.rpt -pb VU440_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VU440_TOP_timing_summary_routed.rpt -pb VU440_TOP_timing_summary_routed.pb -rpx VU440_TOP_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 23934.293 ; gain = 0.000 ; free physical = 70698 ; free virtual = 109236
INFO: [runtcl-4] Executing : report_incremental_reuse -file VU440_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file VU440_TOP_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 23934.293 ; gain = 0.000 ; free physical = 70690 ; free virtual = 109229
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VU440_TOP_bus_skew_routed.rpt -pb VU440_TOP_bus_skew_routed.pb -rpx VU440_TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 23934.293 ; gain = 0.000 ; free physical = 70652 ; free virtual = 109191

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.525 | TNS=-33003.922 | WHS=0.004 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1494294f4

Time (s): cpu = 00:02:03 ; elapsed = 00:00:31 . Memory (MB): peak = 23934.293 ; gain = 0.000 ; free physical = 70040 ; free virtual = 108579
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.525 | TNS=-33003.922 | WHS=0.004 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/Q[10].
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 23934.293 ; gain = 0.000 ; free physical = 69815 ; free virtual = 108355
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/input_data[1866].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/curr_read_block_reg[7][10]. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.469. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/output_data_mux/xsdb_reg[10]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/doutb_array[8].
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 25330.574 ; gain = 0.000 ; free physical = 68262 ; free virtual = 106801
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 25330.574 ; gain = 0.000 ; free physical = 68300 ; free virtual = 106840
INFO: [Physopt 32-952] Improved path group WNS = -1.468. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/doutb_array[8].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[4].  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
INFO: [Physopt 32-952] Improved path group WNS = -1.465. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb_array[8].
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 25330.574 ; gain = 0.000 ; free physical = 68278 ; free virtual = 106817
INFO: [Physopt 32-952] Improved path group WNS = -1.465. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/doutb_array[8].
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 25330.574 ; gain = 0.000 ; free physical = 68262 ; free virtual = 106802
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[7].  Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
INFO: [Physopt 32-952] Improved path group WNS = -1.464. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/doutb_array[8].
INFO: [Physopt 32-952] Improved path group WNS = -1.462. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/doutb_array[8].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 25330.574 ; gain = 0.000 ; free physical = 68218 ; free virtual = 106757
INFO: [Physopt 32-767] Processed net inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[8]. Re-placed instance inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
INFO: [Physopt 32-952] Improved path group WNS = -1.461. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/Q[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/doutb_array[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: CLK_150M_CLK_P.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 25330.574 ; gain = 0.000 ; free physical = 68233 ; free virtual = 106772
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur3_reg_n_0_[8].
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 68040 ; free virtual = 106580
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg
INFO: [Physopt 32-952] Improved path group WNS = -0.450. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg
INFO: [Physopt 32-952] Improved path group WNS = -0.441. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67948 ; free virtual = 106487
INFO: [Physopt 32-703] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[4]. Clock skew was adjusted for instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.439. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[4].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67987 ; free virtual = 106527
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67970 ; free virtual = 106509
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_11.  Re-placed instance inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_11
INFO: [Physopt 32-952] Improved path group WNS = -0.429. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_11.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ctrl_cmd[1].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]
INFO: [Physopt 32-952] Improved path group WNS = -0.400. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ctrl_cmd[1].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67883 ; free virtual = 106423
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67938 ; free virtual = 106477
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/Q[13].
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67935 ; free virtual = 106474
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 25561.848 ; gain = 0.000 ; free physical = 67926 ; free virtual = 106466
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12.  Re-placed instance inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_replica_12
INFO: [Physopt 32-952] Improved path group WNS = -0.381. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[501].
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[37]
INFO: [Physopt 32-952] Improved path group WNS = -0.382. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[37].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[40].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.374. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[501]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_332. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_3__10_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.368. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.362. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_radr_fifo_empty.
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67922 ; free virtual = 106461
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67862 ; free virtual = 106402
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[13].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[13]
INFO: [Physopt 32-952] Improved path group WNS = -0.365. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[13].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67840 ; free virtual = 106380
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67852 ; free virtual = 106391
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[60].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[60]
INFO: [Physopt 32-952] Improved path group WNS = -0.365. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[60].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67831 ; free virtual = 106371
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67840 ; free virtual = 106380
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[19].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[19]
INFO: [Physopt 32-952] Improved path group WNS = -0.365. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[19].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67820 ; free virtual = 106360
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67828 ; free virtual = 106367
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[39].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[39]
INFO: [Physopt 32-952] Improved path group WNS = -0.358. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[39].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[113].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_wcnt[2]_i_3_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.346. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/s_s_wadr_fifo_empty.
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67859 ; free virtual = 106399
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67811 ; free virtual = 106351
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[6].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[6]
INFO: [Physopt 32-952] Improved path group WNS = -0.349. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[6].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67792 ; free virtual = 106332
INFO: [Physopt 32-703] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14]. Clock skew was adjusted for instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.346. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[14].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 30090.465 ; gain = 0.000 ; free physical = 67783 ; free virtual = 106323
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[33].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg[33]
INFO: [Physopt 32-952] Improved path group WNS = -0.345. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[427].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_3/O_n_4.
INFO: [Physopt 32-952] Improved path group WNS = -0.346. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[465]_bret__2_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[308].
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[308]_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[308]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.321. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[333]_i_2_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67766 ; free virtual = 106305
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[10].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[10]
INFO: [Physopt 32-952] Improved path group WNS = -0.345. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[10].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67755 ; free virtual = 106295
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[11].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[11]
INFO: [Physopt 32-952] Improved path group WNS = -0.345. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[11].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67746 ; free virtual = 106286
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67754 ; free virtual = 106294
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[46].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[46]
INFO: [Physopt 32-952] Improved path group WNS = -0.345. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[46].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67733 ; free virtual = 106273
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[48].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg[48]
INFO: [Physopt 32-952] Improved path group WNS = -0.340. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur6_reg_n_0_[48].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67724 ; free virtual = 106263
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 30626.805 ; gain = 0.000 ; free physical = 67733 ; free virtual = 106273
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur7_reg_n_0_[27].  Re-placed instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur7_reg[27]
INFO: [Physopt 32-952] Improved path group WNS = -0.340. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur7_reg_n_0_[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[465]_bret__2_i_1_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[465]_bret__2_i_1_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[465]_bret__2_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.311. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[428].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/i_2/O_n_47.
INFO: [Physopt 32-952] Improved path group WNS = -0.301. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[463]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[319]_i_2_n_0.
INFO: [Physopt 32-710] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[319]_i_2_n_0. Critial path length was reduced through logic transformation on cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[319]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.296. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp[312]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.289. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_rd_sel_reg[0]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.274. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_rd_sel_reg[0]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.234. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_21_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_rd_sel_reg[0]_rep.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20
INFO: [Physopt 32-952] Improved path group WNS = -0.215. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[91].
INFO: [Physopt 32-952] Improved path group WNS = -0.209. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_21_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[104].  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc_reg[104]
INFO: [Physopt 32-952] Improved path group WNS = -0.200. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[104].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[106].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_21_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30
INFO: [Physopt 32-952] Improved path group WNS = -0.192. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_30_n_0.
INFO: [Physopt 32-663] Processed net inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_31_n_0.  Re-placed instance inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_31
INFO: [Physopt 32-952] Improved path group WNS = -0.178. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_31_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[71].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_32_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_63_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[33]_i_1_n_0.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67442 ; free virtual = 105981
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/doutb_array[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]_0[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: AXI_CLK. Processed net: CLK_150M_CLK_P.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67423 ; free virtual = 105963
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur7_reg_n_0_[52].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_mbusy_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_341.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axi_busy.
INFO: [Physopt 32-952] Improved path group WNS = -0.337. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_361.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67443 ; free virtual = 105983
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur7_reg_n_0_[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.326. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_313.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67442 ; free virtual = 105981
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur5_reg_n_0_[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.320. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_369.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67438 ; free virtual = 105978
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur5_reg_n_0_[61].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_285.
INFO: [Physopt 32-952] Improved path group WNS = -0.309. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_302.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67426 ; free virtual = 105966
INFO: [Physopt 32-703] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/Q[9]. Clock skew was adjusted for instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.294. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/Q[9].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67422 ; free virtual = 105962
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/Q[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.292. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_216.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67411 ; free virtual = 105951
INFO: [Physopt 32-703] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/stage2_l_ex1_d_csa_c[17]. Clock skew was adjusted for instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.289. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/stage2_l_ex1_d_csa_c[17].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67402 ; free virtual = 105941
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/stage2_l_fadd_s1_frac[17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_repN_13.
INFO: [Physopt 32-952] Improved path group WNS = -0.288. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_251.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67388 ; free virtual = 105928
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage3_inst/fpu2l/ex2_d_exp_r/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_338.
INFO: [Physopt 32-952] Improved path group WNS = -0.277. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_362.
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67379 ; free virtual = 105919
INFO: [Physopt 32-703] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[14]. Clock skew was adjusted for instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.273. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/Q[14].
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67368 ; free virtual = 105908
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_exp_r/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.271. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_226.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67359 ; free virtual = 105899
INFO: [Physopt 32-703] Processed net inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/Q[15]. Clock skew was adjusted for instance inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[21].
INFO: [Physopt 32-952] Improved path group WNS = -0.266. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/Q[15].
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67350 ; free virtual = 105890
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]_1[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ctrl_cmd[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.263. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_310.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67337 ; free virtual = 105877
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur6_reg_n_0_[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/cycle_reg[1]_358.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[33].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[71].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[328]_bret__3_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[511]_i_3_n_0_repN_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.168. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/inst_wr_len_buff/sr_rd_sel_reg[2]_rep.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/TX_TDATA[276].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_wdata0_reg[3]__0[20].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[276]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[148]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[20]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/sr_rd_sel_reg[0]_rep__1_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/s_s_wadr_fifo_rdata[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.165. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/sr_tx_tdata[20]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[507]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_rd_sel_reg[0]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.153. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_acc[40].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_acc_ctrl/sr_tx_tdata[511]_i_38_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: aurora_64b66b_0_user_clk_out. Processed net: inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata[33]_i_1_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.461 | TNS=-30824.031 | WHS=0.004 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1494294f4

Time (s): cpu = 02:23:35 ; elapsed = 01:55:36 . Memory (MB): peak = 31138.805 ; gain = 7204.512 ; free physical = 67321 ; free virtual = 105861

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.461 | TNS=-30824.031 | WHS=0.004 | THS=0.000 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.461 | TNS=-30824.031 | WHS=0.004 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 1494294f4

Time (s): cpu = 02:23:37 ; elapsed = 01:55:38 . Memory (MB): peak = 31138.805 ; gain = 7204.512 ; free physical = 67316 ; free virtual = 105856
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67239 ; free virtual = 105778
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.461 | TNS=-30824.183 | WHS=0.004 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.064  |       2179.891  |            0  |              0  |                    59  |           0  |           1  |  01:55:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67238 ; free virtual = 105778
Ending Physical Synthesis Task | Checksum: 1494294f4

Time (s): cpu = 02:25:12 ; elapsed = 01:56:46 . Memory (MB): peak = 31138.805 ; gain = 7204.512 ; free physical = 67322 ; free virtual = 105862
INFO: [Common 17-83] Releasing license: Implementation
1887 Infos, 5 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 02:25:56 ; elapsed = 01:57:16 . Memory (MB): peak = 31138.805 ; gain = 7204.512 ; free physical = 69344 ; free virtual = 107884
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 69349 ; free virtual = 107889
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 68897 ; free virtual = 107738
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 67559 ; free virtual = 107688
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VU440-step4000-16st/VU440_16st.runs/impl_1/VU440_TOP_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:10 ; elapsed = 00:01:47 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 68923 ; free virtual = 107833
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file VU440_TOP_timing_summary_postroute_physopted.rpt -pb VU440_TOP_timing_summary_postroute_physopted.pb -rpx VU440_TOP_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:42 ; elapsed = 00:00:29 . Memory (MB): peak = 31138.805 ; gain = 0.000 ; free physical = 68889 ; free virtual = 107802
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VU440_TOP_bus_skew_postroute_physopted.rpt -pb VU440_TOP_bus_skew_postroute_physopted.pb -rpx VU440_TOP_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force VU440_TOP.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu440'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 input inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0 output inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0 multiplier stage inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/s__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U_replica_1 I pin is driven by another clock buffer inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U_replica_2 I pin is driven by another clock buffer inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U_replica_5 I pin is driven by another clock buffer inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], inst_design_1_wrapper/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 261 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./VU440_TOP.bit...
Writing bitstream ./VU440_TOP.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
1906 Infos, 239 Warnings, 13 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:37 ; elapsed = 00:04:18 . Memory (MB): peak = 32318.730 ; gain = 0.000 ; free physical = 68542 ; free virtual = 107708
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 14:42:14 2023...
