<stg><name>dut</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %start_index_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %start_index

]]></Node>
<StgValue><ssdm name="start_index_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="8">
<![CDATA[
entry:14 %trunc_ln28 = trunc i8 %start_index_read

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="8">
<![CDATA[
entry:15 %trunc_ln1514 = trunc i8 %start_index_read

]]></Node>
<StgValue><ssdm name="trunc_ln1514"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="3">
<![CDATA[
entry:16 %zext_ln30 = zext i3 %trunc_ln1514

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %bram1_0_addr = getelementptr i3 %bram1_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_0_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %bram1_1_addr = getelementptr i4 %bram1_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %bram1_2_addr = getelementptr i5 %bram1_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_2_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %bram1_3_addr = getelementptr i4 %bram1_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_3_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %bram1_4_addr = getelementptr i6 %bram1_4, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_4_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %bram1_5_addr = getelementptr i6 %bram1_5, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_5_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %bram1_6_addr = getelementptr i5 %bram1_6, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_6_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %bram1_7_addr = getelementptr i4 %bram1_7, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="bram1_7_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3">
<![CDATA[
entry:25 %bram1_0_load = load i3 %bram1_0_addr

]]></Node>
<StgValue><ssdm name="bram1_0_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="3">
<![CDATA[
entry:26 %bram1_1_load = load i3 %bram1_1_addr

]]></Node>
<StgValue><ssdm name="bram1_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="3">
<![CDATA[
entry:27 %bram1_2_load = load i3 %bram1_2_addr

]]></Node>
<StgValue><ssdm name="bram1_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="3">
<![CDATA[
entry:28 %bram1_3_load = load i3 %bram1_3_addr

]]></Node>
<StgValue><ssdm name="bram1_3_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="3">
<![CDATA[
entry:29 %bram1_4_load = load i3 %bram1_4_addr

]]></Node>
<StgValue><ssdm name="bram1_4_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="3">
<![CDATA[
entry:30 %bram1_5_load = load i3 %bram1_5_addr

]]></Node>
<StgValue><ssdm name="bram1_5_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="3">
<![CDATA[
entry:31 %bram1_6_load = load i3 %bram1_6_addr

]]></Node>
<StgValue><ssdm name="bram1_6_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="3">
<![CDATA[
entry:32 %bram1_7_load = load i3 %bram1_7_addr

]]></Node>
<StgValue><ssdm name="bram1_7_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3">
<![CDATA[
entry:25 %bram1_0_load = load i3 %bram1_0_addr

]]></Node>
<StgValue><ssdm name="bram1_0_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="3">
<![CDATA[
entry:26 %bram1_1_load = load i3 %bram1_1_addr

]]></Node>
<StgValue><ssdm name="bram1_1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="3">
<![CDATA[
entry:27 %bram1_2_load = load i3 %bram1_2_addr

]]></Node>
<StgValue><ssdm name="bram1_2_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="3">
<![CDATA[
entry:28 %bram1_3_load = load i3 %bram1_3_addr

]]></Node>
<StgValue><ssdm name="bram1_3_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="3">
<![CDATA[
entry:29 %bram1_4_load = load i3 %bram1_4_addr

]]></Node>
<StgValue><ssdm name="bram1_4_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="3">
<![CDATA[
entry:30 %bram1_5_load = load i3 %bram1_5_addr

]]></Node>
<StgValue><ssdm name="bram1_5_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="3">
<![CDATA[
entry:31 %bram1_6_load = load i3 %bram1_6_addr

]]></Node>
<StgValue><ssdm name="bram1_6_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="3">
<![CDATA[
entry:32 %bram1_7_load = load i3 %bram1_7_addr

]]></Node>
<StgValue><ssdm name="bram1_7_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:33 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="3" op_3_bw="4" op_4_bw="5" op_5_bw="4" op_6_bw="6" op_7_bw="6" op_8_bw="5" op_9_bw="4" op_10_bw="8" op_11_bw="0">
<![CDATA[
entry:34 %call_ln28 = call void @dut_Pipeline_VITIS_LOOP_28_2, i6 %trunc_ln28, i3 %bram1_0_load, i4 %bram1_1_load, i5 %bram1_2_load, i4 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i5 %bram1_6_load, i4 %bram1_7_load, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="3" op_3_bw="4" op_4_bw="5" op_5_bw="4" op_6_bw="6" op_7_bw="6" op_8_bw="5" op_9_bw="4" op_10_bw="8" op_11_bw="0">
<![CDATA[
entry:34 %call_ln28 = call void @dut_Pipeline_VITIS_LOOP_28_2, i6 %trunc_ln28, i3 %bram1_0_load, i4 %bram1_1_load, i5 %bram1_2_load, i4 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i5 %bram1_6_load, i4 %bram1_7_load, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln9"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %start_index

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %start_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i3 %bram1_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
entry:35 %ret_ln33 = ret

]]></Node>
<StgValue><ssdm name="ret_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="start_index" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_index"/></StgValue>
</port>
<port id="56" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="57" name="bram1_0" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="bram1_1" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="bram1_2" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="bram1_3" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="bram1_4" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="bram1_5" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="bram1_6" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="bram1_7" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="_ssdm_op_Read.ap_none.i8" to="start_index_read" fromId="65" toId="6">
</dataflow>
<dataflow id="67" from="start_index" to="start_index_read" fromId="55" toId="6">
</dataflow>
<dataflow id="68" from="start_index_read" to="trunc_ln28" fromId="6" toId="7">
</dataflow>
<dataflow id="69" from="start_index_read" to="trunc_ln1514" fromId="6" toId="8">
</dataflow>
<dataflow id="70" from="trunc_ln1514" to="zext_ln30" fromId="8" toId="9">
</dataflow>
<dataflow id="71" from="bram1_0" to="bram1_0_addr" fromId="57" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="bram1_0_addr" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="zext_ln30" to="bram1_0_addr" fromId="9" toId="10">
</dataflow>
<dataflow id="75" from="bram1_1" to="bram1_1_addr" fromId="58" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_72" to="bram1_1_addr" fromId="72" toId="11">
</dataflow>
<dataflow id="77" from="zext_ln30" to="bram1_1_addr" fromId="9" toId="11">
</dataflow>
<dataflow id="78" from="bram1_2" to="bram1_2_addr" fromId="59" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_72" to="bram1_2_addr" fromId="72" toId="12">
</dataflow>
<dataflow id="80" from="zext_ln30" to="bram1_2_addr" fromId="9" toId="12">
</dataflow>
<dataflow id="81" from="bram1_3" to="bram1_3_addr" fromId="60" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_72" to="bram1_3_addr" fromId="72" toId="13">
</dataflow>
<dataflow id="83" from="zext_ln30" to="bram1_3_addr" fromId="9" toId="13">
</dataflow>
<dataflow id="84" from="bram1_4" to="bram1_4_addr" fromId="61" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_72" to="bram1_4_addr" fromId="72" toId="14">
</dataflow>
<dataflow id="86" from="zext_ln30" to="bram1_4_addr" fromId="9" toId="14">
</dataflow>
<dataflow id="87" from="bram1_5" to="bram1_5_addr" fromId="62" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_72" to="bram1_5_addr" fromId="72" toId="15">
</dataflow>
<dataflow id="89" from="zext_ln30" to="bram1_5_addr" fromId="9" toId="15">
</dataflow>
<dataflow id="90" from="bram1_6" to="bram1_6_addr" fromId="63" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_72" to="bram1_6_addr" fromId="72" toId="16">
</dataflow>
<dataflow id="92" from="zext_ln30" to="bram1_6_addr" fromId="9" toId="16">
</dataflow>
<dataflow id="93" from="bram1_7" to="bram1_7_addr" fromId="64" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_72" to="bram1_7_addr" fromId="72" toId="17">
</dataflow>
<dataflow id="95" from="zext_ln30" to="bram1_7_addr" fromId="9" toId="17">
</dataflow>
<dataflow id="96" from="bram1_0_addr" to="bram1_0_load" fromId="10" toId="18">
</dataflow>
<dataflow id="97" from="bram1_1_addr" to="bram1_1_load" fromId="11" toId="19">
</dataflow>
<dataflow id="98" from="bram1_2_addr" to="bram1_2_load" fromId="12" toId="20">
</dataflow>
<dataflow id="99" from="bram1_3_addr" to="bram1_3_load" fromId="13" toId="21">
</dataflow>
<dataflow id="100" from="bram1_4_addr" to="bram1_4_load" fromId="14" toId="22">
</dataflow>
<dataflow id="101" from="bram1_5_addr" to="bram1_5_load" fromId="15" toId="23">
</dataflow>
<dataflow id="102" from="bram1_6_addr" to="bram1_6_load" fromId="16" toId="24">
</dataflow>
<dataflow id="103" from="bram1_7_addr" to="bram1_7_load" fromId="17" toId="25">
</dataflow>
<dataflow id="104" from="bram1_0_addr" to="bram1_0_load" fromId="10" toId="26">
</dataflow>
<dataflow id="105" from="bram1_1_addr" to="bram1_1_load" fromId="11" toId="27">
</dataflow>
<dataflow id="106" from="bram1_2_addr" to="bram1_2_load" fromId="12" toId="28">
</dataflow>
<dataflow id="107" from="bram1_3_addr" to="bram1_3_load" fromId="13" toId="29">
</dataflow>
<dataflow id="108" from="bram1_4_addr" to="bram1_4_load" fromId="14" toId="30">
</dataflow>
<dataflow id="109" from="bram1_5_addr" to="bram1_5_load" fromId="15" toId="31">
</dataflow>
<dataflow id="110" from="bram1_6_addr" to="bram1_6_load" fromId="16" toId="32">
</dataflow>
<dataflow id="111" from="bram1_7_addr" to="bram1_7_load" fromId="17" toId="33">
</dataflow>
<dataflow id="113" from="_ssdm_op_Wait" to="empty" fromId="112" toId="34">
</dataflow>
<dataflow id="115" from="dut_Pipeline_VITIS_LOOP_28_2" to="call_ln28" fromId="114" toId="35">
</dataflow>
<dataflow id="116" from="trunc_ln28" to="call_ln28" fromId="7" toId="35">
</dataflow>
<dataflow id="117" from="bram1_0_load" to="call_ln28" fromId="26" toId="35">
</dataflow>
<dataflow id="118" from="bram1_1_load" to="call_ln28" fromId="27" toId="35">
</dataflow>
<dataflow id="119" from="bram1_2_load" to="call_ln28" fromId="28" toId="35">
</dataflow>
<dataflow id="120" from="bram1_3_load" to="call_ln28" fromId="29" toId="35">
</dataflow>
<dataflow id="121" from="bram1_4_load" to="call_ln28" fromId="30" toId="35">
</dataflow>
<dataflow id="122" from="bram1_5_load" to="call_ln28" fromId="31" toId="35">
</dataflow>
<dataflow id="123" from="bram1_6_load" to="call_ln28" fromId="32" toId="35">
</dataflow>
<dataflow id="124" from="bram1_7_load" to="call_ln28" fromId="33" toId="35">
</dataflow>
<dataflow id="125" from="output_r" to="call_ln28" fromId="56" toId="35">
</dataflow>
<dataflow id="126" from="dut_Pipeline_VITIS_LOOP_28_2" to="call_ln28" fromId="114" toId="36">
</dataflow>
<dataflow id="127" from="trunc_ln28" to="call_ln28" fromId="7" toId="36">
</dataflow>
<dataflow id="128" from="bram1_0_load" to="call_ln28" fromId="26" toId="36">
</dataflow>
<dataflow id="129" from="bram1_1_load" to="call_ln28" fromId="27" toId="36">
</dataflow>
<dataflow id="130" from="bram1_2_load" to="call_ln28" fromId="28" toId="36">
</dataflow>
<dataflow id="131" from="bram1_3_load" to="call_ln28" fromId="29" toId="36">
</dataflow>
<dataflow id="132" from="bram1_4_load" to="call_ln28" fromId="30" toId="36">
</dataflow>
<dataflow id="133" from="bram1_5_load" to="call_ln28" fromId="31" toId="36">
</dataflow>
<dataflow id="134" from="bram1_6_load" to="call_ln28" fromId="32" toId="36">
</dataflow>
<dataflow id="135" from="bram1_7_load" to="call_ln28" fromId="33" toId="36">
</dataflow>
<dataflow id="136" from="output_r" to="call_ln28" fromId="56" toId="36">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln9" fromId="137" toId="37">
</dataflow>
<dataflow id="140" from="empty_3" to="spectopmodule_ln9" fromId="139" toId="37">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="38">
</dataflow>
<dataflow id="143" from="start_index" to="specbitsmap_ln0" fromId="55" toId="38">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="144" toId="39">
</dataflow>
<dataflow id="146" from="start_index" to="specinterface_ln0" fromId="55" toId="39">
</dataflow>
<dataflow id="148" from="empty" to="specinterface_ln0" fromId="147" toId="39">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="151" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="155" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="159" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="160" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="161" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="162" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="39">
</dataflow>
<dataflow id="167" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="144" toId="40">
</dataflow>
<dataflow id="169" from="output_r" to="specinterface_ln0" fromId="56" toId="40">
</dataflow>
<dataflow id="171" from="empty_1" to="specinterface_ln0" fromId="170" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="40">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="40">
</dataflow>
<dataflow id="176" from="empty_2" to="specinterface_ln0" fromId="175" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="178" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="152" toId="40">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="152" toId="40">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="152" toId="40">
</dataflow>
<dataflow id="182" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="184" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="185" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="152" toId="40">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="152" toId="40">
</dataflow>
<dataflow id="188" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="40">
</dataflow>
<dataflow id="189" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="141" toId="41">
</dataflow>
<dataflow id="191" from="output_r" to="specbitsmap_ln0" fromId="56" toId="41">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="42">
</dataflow>
<dataflow id="194" from="bram1_7" to="specmemcore_ln14" fromId="64" toId="42">
</dataflow>
<dataflow id="196" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="42">
</dataflow>
<dataflow id="198" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="42">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="42">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="43">
</dataflow>
<dataflow id="202" from="bram1_6" to="specmemcore_ln14" fromId="63" toId="43">
</dataflow>
<dataflow id="203" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="43">
</dataflow>
<dataflow id="204" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="43">
</dataflow>
<dataflow id="205" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="43">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="44">
</dataflow>
<dataflow id="207" from="bram1_5" to="specmemcore_ln14" fromId="62" toId="44">
</dataflow>
<dataflow id="208" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="44">
</dataflow>
<dataflow id="209" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="44">
</dataflow>
<dataflow id="210" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="44">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="45">
</dataflow>
<dataflow id="212" from="bram1_4" to="specmemcore_ln14" fromId="61" toId="45">
</dataflow>
<dataflow id="213" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="45">
</dataflow>
<dataflow id="214" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="45">
</dataflow>
<dataflow id="215" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="45">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="46">
</dataflow>
<dataflow id="217" from="bram1_3" to="specmemcore_ln14" fromId="60" toId="46">
</dataflow>
<dataflow id="218" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="46">
</dataflow>
<dataflow id="219" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="46">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="47">
</dataflow>
<dataflow id="222" from="bram1_2" to="specmemcore_ln14" fromId="59" toId="47">
</dataflow>
<dataflow id="223" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="47">
</dataflow>
<dataflow id="224" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="47">
</dataflow>
<dataflow id="225" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="47">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="48">
</dataflow>
<dataflow id="227" from="bram1_1" to="specmemcore_ln14" fromId="58" toId="48">
</dataflow>
<dataflow id="228" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="48">
</dataflow>
<dataflow id="229" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="48">
</dataflow>
<dataflow id="230" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="48">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="192" toId="49">
</dataflow>
<dataflow id="232" from="bram1_0" to="specmemcore_ln14" fromId="57" toId="49">
</dataflow>
<dataflow id="233" from="StgValue_195" to="specmemcore_ln14" fromId="195" toId="49">
</dataflow>
<dataflow id="234" from="StgValue_197" to="specmemcore_ln14" fromId="197" toId="49">
</dataflow>
<dataflow id="235" from="StgValue_199" to="specmemcore_ln14" fromId="199" toId="49">
</dataflow>
</dataflows>


</stg>
