Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 23 17:40:00 2015
| Host         : EC464ubuntu running 64-bit Ubuntu 15.04
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mycounter_top_timing_summary_routed.rpt -rpx mycounter_top_timing_summary_routed.rpx
| Design       : mycounter_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.387        0.000                      0                   35        0.213        0.000                      0                   35        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.387        0.000                      0                   35        0.213        0.000                      0                   35        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 2.264ns (49.090%)  route 2.348ns (50.910%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  a1/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    a1/Qt_reg[16]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  a1/Qt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    a1/Qt_reg[20]_i_1_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.802 r  a1/Qt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.802    a1/Qt_reg[24]_i_1_n_6
    SLICE_X40Y64         FDCE                                         r  a1/Qt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558    12.752    a1/CLK
    SLICE_X40Y64         FDCE                                         r  a1/Qt_reg[25]/C
                         clock pessimism              0.410    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X40Y64         FDCE (Setup_fdce_C_D)        0.062    13.189    a1/Qt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 2.153ns (47.834%)  route 2.348ns (52.166%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  a1/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    a1/Qt_reg[16]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  a1/Qt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    a1/Qt_reg[20]_i_1_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.691 r  a1/Qt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.691    a1/Qt_reg[24]_i_1_n_7
    SLICE_X40Y64         FDCE                                         r  a1/Qt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558    12.752    a1/CLK
    SLICE_X40Y64         FDCE                                         r  a1/Qt_reg[24]/C
                         clock pessimism              0.410    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X40Y64         FDCE (Setup_fdce_C_D)        0.062    13.189    a1/Qt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 2.150ns (47.799%)  route 2.348ns (52.201%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  a1/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    a1/Qt_reg[16]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.688 r  a1/Qt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.688    a1/Qt_reg[20]_i_1_n_6
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558    12.752    a1/CLK
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[21]/C
                         clock pessimism              0.410    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X40Y63         FDCE (Setup_fdce_C_D)        0.062    13.189    a1/Qt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.129ns (47.555%)  route 2.348ns (52.445%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  a1/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    a1/Qt_reg[16]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.667 r  a1/Qt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.667    a1/Qt_reg[20]_i_1_n_4
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558    12.752    a1/CLK
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[23]/C
                         clock pessimism              0.410    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X40Y63         FDCE (Setup_fdce_C_D)        0.062    13.189    a1/Qt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 2.055ns (46.673%)  route 2.348ns (53.327%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  a1/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    a1/Qt_reg[16]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.593 r  a1/Qt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.593    a1/Qt_reg[20]_i_1_n_5
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558    12.752    a1/CLK
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[22]/C
                         clock pessimism              0.410    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X40Y63         FDCE (Setup_fdce_C_D)        0.062    13.189    a1/Qt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 2.039ns (46.479%)  route 2.348ns (53.521%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  a1/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    a1/Qt_reg[16]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.577 r  a1/Qt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.577    a1/Qt_reg[20]_i_1_n_7
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.558    12.752    a1/CLK
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[20]/C
                         clock pessimism              0.410    13.162    
                         clock uncertainty           -0.035    13.127    
    SLICE_X40Y63         FDCE (Setup_fdce_C_D)        0.062    13.189    a1/Qt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.189    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.036ns (46.442%)  route 2.348ns (53.558%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.574 r  a1/Qt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.574    a1/Qt_reg[16]_i_1_n_6
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.559    12.753    a1/CLK
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[17]/C
                         clock pessimism              0.410    13.163    
                         clock uncertainty           -0.035    13.128    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.062    13.190    a1/Qt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.015ns (46.184%)  route 2.348ns (53.816%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.553 r  a1/Qt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.553    a1/Qt_reg[16]_i_1_n_4
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.559    12.753    a1/CLK
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[19]/C
                         clock pessimism              0.410    13.163    
                         clock uncertainty           -0.035    13.128    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.062    13.190    a1/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.941ns (45.256%)  route 2.348ns (54.744%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.479 r  a1/Qt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.479    a1/Qt_reg[16]_i_1_n_5
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.559    12.753    a1/CLK
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[18]/C
                         clock pessimism              0.410    13.163    
                         clock uncertainty           -0.035    13.128    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.062    13.190    a1/Qt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 a1/Qt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.925ns (45.051%)  route 2.348ns (54.949%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 12.753 - 8.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.738     5.190    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  a1/Qt_reg[5]/Q
                         net (fo=2, routed)           1.086     6.732    a1/Qt_reg[5]
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.856 f  a1/Qt[3]_i_3/O
                         net (fo=1, routed)           0.433     7.289    a1/Qt[3]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  a1/Qt[3]_i_1/O
                         net (fo=32, routed)          0.829     8.242    a1/Qt_reg[3]_0
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  a1/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.366    a1/Qt[0]_i_6_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.898 r  a1/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    a1/Qt_reg[0]_i_1_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  a1/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    a1/Qt_reg[4]_i_1_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  a1/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    a1/Qt_reg[8]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  a1/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    a1/Qt_reg[12]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.463 r  a1/Qt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.463    a1/Qt_reg[16]_i_1_n_7
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.559    12.753    a1/CLK
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[16]/C
                         clock pessimism              0.410    13.163    
                         clock uncertainty           -0.035    13.128    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.062    13.190    a1/Qt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.190    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 a2/flg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a2/Qt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.905%)  route 0.153ns (45.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.429    a2/CLK
    SLICE_X41Y61         FDRE                                         r  a2/flg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  a2/flg_reg[0]/Q
                         net (fo=6, routed)           0.153     1.723    a2/flg[0]
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.768 r  a2/Qt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.768    a2/Qt[3]
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.932    a2/CLK
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[3]/C
                         clock pessimism             -0.469     1.463    
    SLICE_X39Y61         FDPE (Hold_fdpe_C_D)         0.092     1.555    a2/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 a2/Qt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a2/Qt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (69.009%)  route 0.102ns (30.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.427    a2/CLK
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.555 f  a2/Qt_reg[2]/Q
                         net (fo=6, routed)           0.102     1.657    a2/Q[2]
    SLICE_X39Y61         LUT5 (Prop_lut5_I3_O)        0.099     1.756 r  a2/Qt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    a2/Qt[0]
    SLICE_X39Y61         FDCE                                         r  a2/Qt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.932    a2/CLK
    SLICE_X39Y61         FDCE                                         r  a2/Qt_reg[0]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.092     1.519    a2/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 a2/Qt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a2/Qt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.686%)  route 0.193ns (51.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.427    a2/CLK
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.568 r  a2/Qt_reg[1]/Q
                         net (fo=6, routed)           0.193     1.761    a2/Q[1]
    SLICE_X39Y61         LUT5 (Prop_lut5_I2_O)        0.042     1.803 r  a2/Qt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    a2/Qt[2]
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.932    a2/CLK
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[2]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X39Y61         FDPE (Hold_fdpe_C_D)         0.107     1.534    a2/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 a2/flg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a2/flg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.429    a2/CLK
    SLICE_X41Y61         FDRE                                         r  a2/flg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  a2/flg_reg[0]/Q
                         net (fo=6, routed)           0.180     1.750    a2/flg[0]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.795 r  a2/flg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    a2/flg[0]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  a2/flg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.934    a2/CLK
    SLICE_X41Y61         FDRE                                         r  a2/flg_reg[0]/C
                         clock pessimism             -0.505     1.429    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     1.520    a2/flg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 a2/Qt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a2/Qt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.092%)  route 0.193ns (50.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.427    a2/CLK
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.568 f  a2/Qt_reg[1]/Q
                         net (fo=6, routed)           0.193     1.761    a2/Q[1]
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  a2/Qt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    a2/Qt[1]
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.932    a2/CLK
    SLICE_X39Y61         FDPE                                         r  a2/Qt_reg[1]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X39Y61         FDPE (Hold_fdpe_C_D)         0.091     1.518    a2/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 a1/Qt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.427    a1/CLK
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  a1/Qt_reg[23]/Q
                         net (fo=2, routed)           0.172     1.740    a1/Qt_reg[23]
    SLICE_X40Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.785 r  a1/Qt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.785    a1/Qt[20]_i_2_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.848 r  a1/Qt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    a1/Qt_reg[20]_i_1_n_4
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     1.931    a1/CLK
    SLICE_X40Y63         FDCE                                         r  a1/Qt_reg[23]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X40Y63         FDCE (Hold_fdce_C_D)         0.105     1.532    a1/Qt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 a1/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.430    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  a1/Qt_reg[7]/Q
                         net (fo=2, routed)           0.172     1.743    a1/Qt_reg[7]
    SLICE_X40Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  a1/Qt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.788    a1/Qt[4]_i_2_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.851 r  a1/Qt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    a1/Qt_reg[4]_i_1_n_4
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.935    a1/CLK
    SLICE_X40Y59         FDCE                                         r  a1/Qt_reg[7]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X40Y59         FDCE (Hold_fdce_C_D)         0.105     1.535    a1/Qt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 a1/Qt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.428    a1/CLK
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  a1/Qt_reg[19]/Q
                         net (fo=2, routed)           0.173     1.742    a1/Qt_reg[19]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.787 r  a1/Qt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.787    a1/Qt[16]_i_2_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.850 r  a1/Qt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    a1/Qt_reg[16]_i_1_n_4
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.932    a1/CLK
    SLICE_X40Y62         FDCE                                         r  a1/Qt_reg[19]/C
                         clock pessimism             -0.504     1.428    
    SLICE_X40Y62         FDCE (Hold_fdce_C_D)         0.105     1.533    a1/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 a1/Qt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.430    a1/CLK
    SLICE_X40Y58         FDCE                                         r  a1/Qt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  a1/Qt_reg[3]/Q
                         net (fo=2, routed)           0.173     1.744    a1/Qt_reg[3]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.789 r  a1/Qt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.789    a1/Qt[0]_i_3_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.852 r  a1/Qt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    a1/Qt_reg[0]_i_1_n_4
    SLICE_X40Y58         FDCE                                         r  a1/Qt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.935    a1/CLK
    SLICE_X40Y58         FDCE                                         r  a1/Qt_reg[3]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.105     1.535    a1/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 a1/Qt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a1/Qt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.429    a1/CLK
    SLICE_X40Y60         FDCE                                         r  a1/Qt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  a1/Qt_reg[11]/Q
                         net (fo=2, routed)           0.173     1.743    a1/Qt_reg[11]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  a1/Qt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.788    a1/Qt[8]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.851 r  a1/Qt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    a1/Qt_reg[8]_i_1_n_4
    SLICE_X40Y60         FDCE                                         r  a1/Qt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  clock_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.934    a1/CLK
    SLICE_X40Y60         FDCE                                         r  a1/Qt_reg[11]/C
                         clock pessimism             -0.505     1.429    
    SLICE_X40Y60         FDCE (Hold_fdce_C_D)         0.105     1.534    a1/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    a1/Qt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    a1/Qt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    a1/Qt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    a1/Qt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    a1/Qt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    a1/Qt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    a1/Qt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y62    a1/Qt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y62    a1/Qt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    a1/Qt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    a1/Qt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    a1/Qt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    a1/Qt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    a1/Qt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    a1/Qt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    a1/Qt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    a1/Qt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y61    a2/flg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    a1/Qt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    a1/Qt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    a1/Qt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    a1/Qt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    a1/Qt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y64    a1/Qt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y64    a1/Qt_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y61    a2/Qt_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y61    a2/Qt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y61    a2/Qt_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y61    a2/Qt_reg[3]/C



