# ðŸš€ RAM Design and Verification using SystemVerilog

This project implements a 16x8-bit synchronous RAM in Verilog and verifies it using a modular SystemVerilog testbench with class-based components. It is suitable for beginners and intermediate learners aiming to understand functional verification using mailbox-based communication and DUT interaction.

---

## ðŸ§  Design Overview

### ðŸ“‚ Module: `ram.v`

**Ports:**
- `input clk, rst, enb, wr, rd` â€” Control signals  
- `input [4:0] w_addr, r_addr` â€” Write/Read address  
- `input [7:0] w_data` â€” Data to write  
- `output reg [7:0] r_data` â€” Output read data  

**Behavior:**
- Memory size: `16 x 8-bit`  
- Reset (`rst=0`) initializes memory to `8'bx`  
- If `enb=1`:  
  - `wr=1, rd=0` â†’ Write  
  - `wr=0, rd=1` â†’ Read  
  - `wr=1, rd=1` â†’ Write and Read simultaneously  
  - `wr=0, rd=0` â†’ No operation

---

## ðŸ§ª Verification Environment (SystemVerilog)

### âœ… Testbench Structure:
- `interface.sv` â€” Shared signals  
- `transaction.sv` â€” Transaction object  
- `generator.sv` â€” Generates test inputs  
- `driver.sv` â€” Drives DUT through interface  
- `monitor.sv` â€” Monitors outputs from DUT  
- `scoreboard.sv` â€” Checks DUT outputs against expected values  
- `environment.sv` â€” Connects and runs all components  
- `testbench.sv` â€” Top-level module

### ðŸ“¦ Stimuli:
- Write-only
- Read-only
- Write-then-Read (Read-After-Write)
- Invalid operations (optional extension)

---



