The plan is to do the project in 2 stages: simulation and hardware. The simulation stage will use CGP to create a graph with mutation rules that obey what the FPGA can do. The hardware stage turns these graphs into bitstreams.