// Mem file initialization records.
//
// SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
// Vivado v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Monday December 06, 2021 - 05:02:11 pm, from:
//
//     Map file     - /home/gabri-bot/Vivado_projects/.workspace/myproject_kernel/vivado_rtl_kernel/myproject_kernel_ex/myproject_kernel_ex.srcs/sources_1/bd/myproject_kernel_bd/myproject_kernel_bd.bmm
//     Data file(s) - /home/gabri-bot/Vivado_projects/.workspace/myproject_kernel/vivado_rtl_kernel/myproject_kernel_ex/myproject_kernel_ex.sdk/myproject_kernel_control/Debug/myproject_kernel_control.elf
//
// Address space 'inst_dut_myproject_kernel_bd_i_control_microblaze_0.inst_dut_myproject_kernel_bd_i_control_microblaze_0_exchange_memory_axi_bram_ctrl_0_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
