

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Thu May  9 15:30:46 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_26 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.494 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     157|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|     119|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     551|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     551|     375|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_33ns_32ns_64_1_1_U13  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_9_4_32_1_1_U14        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U15        |mux_9_4_64_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0| 119|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_444_p2     |         +|   0|  0|  12|           4|           1|
    |arr_10_fu_398_p2       |         +|   0|  0|  71|          64|          64|
    |tmp_fu_334_p10         |         -|   0|  0|  12|           4|           4|
    |ap_condition_327       |       and|   0|  0|   2|           1|           1|
    |ap_condition_331       |       and|   0|  0|   2|           1|           1|
    |ap_condition_334       |       and|   0|  0|   2|           1|           1|
    |ap_condition_337       |       and|   0|  0|   2|           1|           1|
    |ap_condition_340       |       and|   0|  0|   2|           1|           1|
    |ap_condition_343       |       and|   0|  0|   2|           1|           1|
    |ap_condition_346       |       and|   0|  0|   2|           1|           1|
    |ap_condition_349       |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_294_p2    |      icmp|   0|  0|  12|           4|           4|
    |select_ln37_fu_386_p3  |    select|   0|  0|  32|           1|          33|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 157|          86|         116|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_3_fu_90              |   9|          2|   64|        128|
    |arr_4_fu_94              |   9|          2|   64|        128|
    |arr_5_fu_98              |   9|          2|   64|        128|
    |arr_6_fu_102             |   9|          2|   64|        128|
    |arr_7_fu_106             |   9|          2|   64|        128|
    |arr_8_fu_114             |   9|          2|   64|        128|
    |arr_9_fu_118             |   9|          2|   64|        128|
    |arr_fu_110               |   9|          2|   64|        128|
    |i_1_fu_86                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  518|       1036|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_3_fu_90              |  64|   0|   64|          0|
    |arr_4_fu_94              |  64|   0|   64|          0|
    |arr_5_fu_98              |  64|   0|   64|          0|
    |arr_6_fu_102             |  64|   0|   64|          0|
    |arr_7_fu_106             |  64|   0|   64|          0|
    |arr_8_fu_114             |  64|   0|   64|          0|
    |arr_9_fu_118             |  64|   0|   64|          0|
    |arr_fu_110               |  64|   0|   64|          0|
    |i_1_fu_86                |   4|   0|    4|          0|
    |zext_ln14_cast_reg_603   |  32|   0|   33|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 551|   0|  552|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|arg1_r_1_reload    |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|arg1_r_2_reload    |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload    |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_4_reload    |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload    |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload    |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload    |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|arg1_r_8_reload    |   in|   32|     ap_none|                                   arg1_r_8_reload|        scalar|
|mul_ln27           |   in|   32|     ap_none|                                          mul_ln27|        scalar|
|zext_ln14          |   in|   32|     ap_none|                                         zext_ln14|        scalar|
|arr_10_out         |  out|   64|      ap_vld|                                        arr_10_out|       pointer|
|arr_10_out_ap_vld  |  out|    1|      ap_vld|                                        arr_10_out|       pointer|
|arr_9_out          |  out|   64|      ap_vld|                                         arr_9_out|       pointer|
|arr_9_out_ap_vld   |  out|    1|      ap_vld|                                         arr_9_out|       pointer|
|arr_8_out          |  out|   64|      ap_vld|                                         arr_8_out|       pointer|
|arr_8_out_ap_vld   |  out|    1|      ap_vld|                                         arr_8_out|       pointer|
|arr_7_out          |  out|   64|      ap_vld|                                         arr_7_out|       pointer|
|arr_7_out_ap_vld   |  out|    1|      ap_vld|                                         arr_7_out|       pointer|
|arr_6_out          |  out|   64|      ap_vld|                                         arr_6_out|       pointer|
|arr_6_out_ap_vld   |  out|    1|      ap_vld|                                         arr_6_out|       pointer|
|arr_5_out          |  out|   64|      ap_vld|                                         arr_5_out|       pointer|
|arr_5_out_ap_vld   |  out|    1|      ap_vld|                                         arr_5_out|       pointer|
|arr_4_out          |  out|   64|      ap_vld|                                         arr_4_out|       pointer|
|arr_4_out_ap_vld   |  out|    1|      ap_vld|                                         arr_4_out|       pointer|
|arr_3_out          |  out|   64|      ap_vld|                                         arr_3_out|       pointer|
|arr_3_out_ap_vld   |  out|    1|      ap_vld|                                         arr_3_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 5 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_6 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_7 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 10 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_8 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_9 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln14"   --->   Operation 13 'read' 'zext_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln27"   --->   Operation 14 'read' 'mul_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 15 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 16 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 17 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 18 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 19 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 20 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 21 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 22 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln14_cast = zext i32 %zext_ln14_read"   --->   Operation 23 'zext' 'zext_ln14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_9"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_8"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_7"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_6"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_5"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_4"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_3"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = load i4 %i_1"   --->   Operation 34 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln30 = icmp_eq  i4 %i, i4 9" [d1.cpp:30]   --->   Operation 35 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc34.split, void %for.end39.exitStub" [d1.cpp:30]   --->   Operation 36 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arr_3_load_2 = load i64 %arr_3" [d1.cpp:37]   --->   Operation 37 'load' 'arr_3_load_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_4_load_2 = load i64 %arr_4" [d1.cpp:37]   --->   Operation 38 'load' 'arr_4_load_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_5_load_2 = load i64 %arr_5" [d1.cpp:37]   --->   Operation 39 'load' 'arr_5_load_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_6_load_1 = load i64 %arr_6" [d1.cpp:37]   --->   Operation 40 'load' 'arr_6_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_7_load_1 = load i64 %arr_7" [d1.cpp:37]   --->   Operation 41 'load' 'arr_7_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arr_load_2 = load i64 %arr" [d1.cpp:37]   --->   Operation 42 'load' 'arr_load_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%arr_8_load_1 = load i64 %arr_8" [d1.cpp:37]   --->   Operation 43 'load' 'arr_8_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arr_9_load_1 = load i64 %arr_9" [d1.cpp:37]   --->   Operation 44 'load' 'arr_9_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:32]   --->   Operation 45 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [d1.cpp:14]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [d1.cpp:30]   --->   Operation 47 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i"   --->   Operation 48 'trunc' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%sub_ln37 = sub i4 9, i4 %i" [d1.cpp:37]   --->   Operation 49 'sub' 'sub_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.77ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i4 %sub_ln37" [d1.cpp:37]   --->   Operation 50 'mux' 'tmp' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %tmp" [d1.cpp:37]   --->   Operation 51 'zext' 'zext_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.77ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 %arr_9_load_1, i64 %arr_8_load_1, i64 %arr_load_2, i64 %arr_7_load_1, i64 %arr_6_load_1, i64 %arr_5_load_2, i64 %arr_4_load_2, i64 %arr_3_load_2, i4 %i" [d1.cpp:37]   --->   Operation 52 'mux' 'tmp_1' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %mul_ln27_read, i1 0" [d1.cpp:37]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.43ns)   --->   "%select_ln37 = select i1 %empty, i33 %zext_ln14_cast, i33 %shl_ln" [d1.cpp:37]   --->   Operation 54 'select' 'select_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i33 %select_ln37" [d1.cpp:37]   --->   Operation 55 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.41ns)   --->   "%mul_ln37 = mul i64 %zext_ln37_1, i64 %zext_ln37" [d1.cpp:37]   --->   Operation 56 'mul' 'mul_ln37' <Predicate = (!icmp_ln30)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.08ns)   --->   "%arr_10 = add i64 %mul_ln37, i64 %tmp_1" [d1.cpp:37]   --->   Operation 57 'add' 'arr_10' <Predicate = (!icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.74ns)   --->   "%switch_ln37 = switch i4 %i, void %arrayidx32.case.8, i4 1, void %for.inc34.split.arrayidx32.exit_crit_edge12, i4 2, void %arrayidx32.case.2, i4 3, void %arrayidx32.case.3, i4 4, void %arrayidx32.case.4, i4 5, void %arrayidx32.case.5, i4 6, void %arrayidx32.case.6, i4 7, void %for.inc34.split.arrayidx32.exit_crit_edge" [d1.cpp:37]   --->   Operation 58 'switch' 'switch_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.74>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_4" [d1.cpp:37]   --->   Operation 59 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 7)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 60 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 7)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_5" [d1.cpp:37]   --->   Operation 61 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 6)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 62 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 6)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_6" [d1.cpp:37]   --->   Operation 63 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 5)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 64 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 5)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_7" [d1.cpp:37]   --->   Operation 65 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 4)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 66 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 4)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr" [d1.cpp:37]   --->   Operation 67 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 3)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 68 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_8" [d1.cpp:37]   --->   Operation 69 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 2)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 70 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_9" [d1.cpp:37]   --->   Operation 71 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i == 1)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 72 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_10, i64 %arr_3" [d1.cpp:37]   --->   Operation 73 'store' 'store_ln37' <Predicate = (!icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.exit" [d1.cpp:37]   --->   Operation 74 'br' 'br_ln37' <Predicate = (!icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %i, i4 1" [d1.cpp:30]   --->   Operation 75 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 %add_ln30, i4 %i_1" [d1.cpp:30]   --->   Operation 76 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc34" [d1.cpp:30]   --->   Operation 77 'br' 'br_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3"   --->   Operation 78 'load' 'arr_3_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4"   --->   Operation 79 'load' 'arr_4_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5"   --->   Operation 80 'load' 'arr_5_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%arr_6_load = load i64 %arr_6"   --->   Operation 81 'load' 'arr_6_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%arr_7_load = load i64 %arr_7"   --->   Operation 82 'load' 'arr_7_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr"   --->   Operation 83 'load' 'arr_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%arr_8_load = load i64 %arr_8"   --->   Operation 84 'load' 'arr_8_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%arr_9_load = load i64 %arr_9"   --->   Operation 85 'load' 'arr_9_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_10_out, i64 %arr_9_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_9_out, i64 %arr_8_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_8_out, i64 %arr_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_7_out, i64 %arr_7_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_6_out, i64 %arr_6_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_5_out, i64 %arr_5_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_4_out, i64 %arr_4_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_3_out, i64 %arr_3_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 011]
arr_3                  (alloca           ) [ 011]
arr_4                  (alloca           ) [ 011]
arr_5                  (alloca           ) [ 011]
arr_6                  (alloca           ) [ 011]
arr_7                  (alloca           ) [ 011]
arr                    (alloca           ) [ 011]
arr_8                  (alloca           ) [ 011]
arr_9                  (alloca           ) [ 011]
zext_ln14_read         (read             ) [ 000]
mul_ln27_read          (read             ) [ 011]
arg1_r_8_reload_read   (read             ) [ 011]
arg1_r_7_reload_read   (read             ) [ 011]
arg1_r_6_reload_read   (read             ) [ 011]
arg1_r_5_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
zext_ln14_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
icmp_ln30              (icmp             ) [ 011]
br_ln30                (br               ) [ 000]
arr_3_load_2           (load             ) [ 000]
arr_4_load_2           (load             ) [ 000]
arr_5_load_2           (load             ) [ 000]
arr_6_load_1           (load             ) [ 000]
arr_7_load_1           (load             ) [ 000]
arr_load_2             (load             ) [ 000]
arr_8_load_1           (load             ) [ 000]
arr_9_load_1           (load             ) [ 000]
specpipeline_ln32      (specpipeline     ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln30      (specloopname     ) [ 000]
empty                  (trunc            ) [ 000]
sub_ln37               (sub              ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln37              (zext             ) [ 000]
tmp_1                  (mux              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
select_ln37            (select           ) [ 000]
zext_ln37_1            (zext             ) [ 000]
mul_ln37               (mul              ) [ 000]
arr_10                 (add              ) [ 000]
switch_ln37            (switch           ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
add_ln30               (add              ) [ 000]
store_ln30             (store            ) [ 000]
br_ln30                (br               ) [ 000]
arr_3_load             (load             ) [ 000]
arr_4_load             (load             ) [ 000]
arr_5_load             (load             ) [ 000]
arr_6_load             (load             ) [ 000]
arr_7_load             (load             ) [ 000]
arr_load               (load             ) [ 000]
arr_8_load             (load             ) [ 000]
arr_9_load             (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul_ln27">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_10_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_9_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_8_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_7_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_6_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_5_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_4_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_3_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i32.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i64.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arr_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arr_4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_5_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arr_6_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arr_7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arr_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_8_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arr_9_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln14_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln14_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mul_ln27_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln27_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_8_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_7_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_6_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg1_r_5_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_4_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_3_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg1_r_2_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_1_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="64" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln0_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln0_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="64" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln0_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln0_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="64" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln0_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln37_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="33" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln14_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_cast/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln30_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="arr_3_load_2_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="arr_4_load_2_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="arr_5_load_2_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load_2/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="arr_6_load_1_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="arr_7_load_1_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="arr_load_2_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="arr_8_load_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_load_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="arr_9_load_1_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_load_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="empty_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sub_ln37_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="1"/>
<pin id="338" dir="0" index="3" bw="32" slack="1"/>
<pin id="339" dir="0" index="4" bw="32" slack="1"/>
<pin id="340" dir="0" index="5" bw="32" slack="1"/>
<pin id="341" dir="0" index="6" bw="32" slack="1"/>
<pin id="342" dir="0" index="7" bw="32" slack="1"/>
<pin id="343" dir="0" index="8" bw="32" slack="1"/>
<pin id="344" dir="0" index="9" bw="32" slack="1"/>
<pin id="345" dir="0" index="10" bw="4" slack="0"/>
<pin id="346" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln37_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="64" slack="0"/>
<pin id="359" dir="0" index="3" bw="64" slack="0"/>
<pin id="360" dir="0" index="4" bw="64" slack="0"/>
<pin id="361" dir="0" index="5" bw="64" slack="0"/>
<pin id="362" dir="0" index="6" bw="64" slack="0"/>
<pin id="363" dir="0" index="7" bw="64" slack="0"/>
<pin id="364" dir="0" index="8" bw="64" slack="0"/>
<pin id="365" dir="0" index="9" bw="64" slack="0"/>
<pin id="366" dir="0" index="10" bw="4" slack="0"/>
<pin id="367" dir="1" index="11" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="shl_ln_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="33" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln37_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="33" slack="1"/>
<pin id="389" dir="0" index="2" bw="33" slack="0"/>
<pin id="390" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln37_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="33" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="arr_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_10/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln37_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="1"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln37_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="1"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln37_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="1"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln37_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="1"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln37_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="1"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln37_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="1"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln37_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="1"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln37_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="1"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln30_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln30_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="arr_3_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="arr_4_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="arr_5_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="arr_6_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="arr_7_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="arr_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="arr_8_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_load/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="arr_9_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_load/2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="arr_3_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="arr_4_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_4 "/>
</bind>
</comp>

<comp id="510" class="1005" name="arr_5_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_5 "/>
</bind>
</comp>

<comp id="518" class="1005" name="arr_6_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_6 "/>
</bind>
</comp>

<comp id="526" class="1005" name="arr_7_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_7 "/>
</bind>
</comp>

<comp id="534" class="1005" name="arr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="542" class="1005" name="arr_8_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_8 "/>
</bind>
</comp>

<comp id="550" class="1005" name="arr_9_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_9 "/>
</bind>
</comp>

<comp id="558" class="1005" name="mul_ln27_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="arg1_r_8_reload_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="568" class="1005" name="arg1_r_7_reload_read_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="arg1_r_6_reload_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="578" class="1005" name="arg1_r_5_reload_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="arg1_r_4_reload_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="arg1_r_3_reload_read_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="593" class="1005" name="arg1_r_2_reload_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="arg1_r_1_reload_read_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln14_cast_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="33" slack="1"/>
<pin id="605" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="84" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="84" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="84" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="245"><net_src comp="122" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="327"><net_src comp="291" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="291" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="328" pin="2"/><net_sink comp="334" pin=10"/></net>

<net id="353"><net_src comp="334" pin="11"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="370"><net_src comp="321" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="371"><net_src comp="318" pin="1"/><net_sink comp="355" pin=3"/></net>

<net id="372"><net_src comp="315" pin="1"/><net_sink comp="355" pin=4"/></net>

<net id="373"><net_src comp="312" pin="1"/><net_sink comp="355" pin=5"/></net>

<net id="374"><net_src comp="309" pin="1"/><net_sink comp="355" pin=6"/></net>

<net id="375"><net_src comp="306" pin="1"/><net_sink comp="355" pin=7"/></net>

<net id="376"><net_src comp="303" pin="1"/><net_sink comp="355" pin=8"/></net>

<net id="377"><net_src comp="300" pin="1"/><net_sink comp="355" pin=9"/></net>

<net id="378"><net_src comp="291" pin="1"/><net_sink comp="355" pin=10"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="324" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="379" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="402"><net_src comp="238" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="355" pin="11"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="398" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="398" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="398" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="398" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="398" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="398" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="398" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="291" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="42" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="490"><net_src comp="86" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="497"><net_src comp="90" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="505"><net_src comp="94" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="513"><net_src comp="98" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="521"><net_src comp="102" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="529"><net_src comp="106" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="537"><net_src comp="110" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="545"><net_src comp="114" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="553"><net_src comp="118" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="561"><net_src comp="128" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="566"><net_src comp="134" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="334" pin=9"/></net>

<net id="571"><net_src comp="140" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="334" pin=8"/></net>

<net id="576"><net_src comp="146" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="334" pin=7"/></net>

<net id="581"><net_src comp="152" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="334" pin=6"/></net>

<net id="586"><net_src comp="158" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="334" pin=5"/></net>

<net id="591"><net_src comp="164" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="596"><net_src comp="170" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="601"><net_src comp="176" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="606"><net_src comp="242" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="386" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_10_out | {2 }
	Port: arr_9_out | {2 }
	Port: arr_8_out | {2 }
	Port: arr_7_out | {2 }
	Port: arr_6_out | {2 }
	Port: arr_5_out | {2 }
	Port: arr_4_out | {2 }
	Port: arr_3_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_8_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : mul_ln27 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : zext_ln14 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		empty : 1
		sub_ln37 : 1
		tmp : 2
		zext_ln37 : 3
		tmp_1 : 1
		select_ln37 : 2
		zext_ln37_1 : 3
		mul_ln37 : 4
		arr_10 : 5
		switch_ln37 : 1
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 6
		add_ln30 : 1
		store_ln30 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |            tmp_fu_334            |    0    |    0    |    49   |
|          |           tmp_1_fu_355           |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|    add   |           arr_10_fu_398          |    0    |    0    |    71   |
|          |          add_ln30_fu_444         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|  select  |        select_ln37_fu_386        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln37_fu_238         |    4    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln30_fu_294         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln37_fu_328         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |    zext_ln14_read_read_fu_122    |    0    |    0    |    0    |
|          |     mul_ln27_read_read_fu_128    |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_140 |    0    |    0    |    0    |
|   read   | arg1_r_6_reload_read_read_fu_146 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_152 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_158 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_164 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_170 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_176 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_182      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_189      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_196      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_203      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_210      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_217      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_224      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_231      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln14_cast_fu_242      |    0    |    0    |    0    |
|   zext   |         zext_ln37_fu_350         |    0    |    0    |    0    |
|          |        zext_ln37_1_fu_393        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           empty_fu_324           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_379          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   258   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_1_reload_read_reg_598|   32   |
|arg1_r_2_reload_read_reg_593|   32   |
|arg1_r_3_reload_read_reg_588|   32   |
|arg1_r_4_reload_read_reg_583|   32   |
|arg1_r_5_reload_read_reg_578|   32   |
|arg1_r_6_reload_read_reg_573|   32   |
|arg1_r_7_reload_read_reg_568|   32   |
|arg1_r_8_reload_read_reg_563|   32   |
|        arr_3_reg_494       |   64   |
|        arr_4_reg_502       |   64   |
|        arr_5_reg_510       |   64   |
|        arr_6_reg_518       |   64   |
|        arr_7_reg_526       |   64   |
|        arr_8_reg_542       |   64   |
|        arr_9_reg_550       |   64   |
|         arr_reg_534        |   64   |
|         i_1_reg_487        |    4   |
|    mul_ln27_read_reg_558   |   32   |
|   zext_ln14_cast_reg_603   |   33   |
+----------------------------+--------+
|            Total           |   837  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   837  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   837  |   258  |
+-----------+--------+--------+--------+
