

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Sep 17 18:22:02 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTB	set	3969
    49   000000                     _LATD	set	3980
    50   000000                     _TRISB	set	3987
    51   000000                     _TRISD	set	3989
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007F98                     __pcinit:
    57                           	callstack 0
    58   007F98                     start_initialization:
    59                           	callstack 0
    60   007F98                     __initialization:
    61                           	callstack 0
    62   007F98                     end_of_initialization:
    63                           	callstack 0
    64   007F98                     __end_of__initialization:
    65                           	callstack 0
    66   007F98  0100               	movlb	0
    67   007F9A  EFCF  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75   000001                     	ds	1
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 5 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          1       0       0       0       0       0       0       0       0
    99 ;;      Totals:         1       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        1 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007F9E                     __ptext0:
   110                           	callstack 0
   111   007F9E                     _main:
   112                           	callstack 31
   113   007F9E                     
   114                           ;main.c: 7:     TRISB = 7;
   115   007F9E  0E07               	movlw	7
   116   007FA0  6E93               	movwf	147,c	;volatile
   117                           
   118                           ;main.c: 8:     TRISD = 0;
   119   007FA2  0E00               	movlw	0
   120   007FA4  6E95               	movwf	149,c	;volatile
   121                           
   122                           ;main.c: 11:     LATD = 0x00;
   123   007FA6  0E00               	movlw	0
   124   007FA8  6E8C               	movwf	140,c	;volatile
   125   007FAA                     l699:
   126                           
   127                           ;main.c: 24:         if(PORTB == 1){
   128   007FAA  0481               	decf	129,w,c	;volatile
   129   007FAC  A4D8               	btfss	status,2,c
   130   007FAE  EFDB  F03F         	goto	u11
   131   007FB2  EFDD  F03F         	goto	u10
   132   007FB6                     u11:
   133   007FB6  EFDF  F03F         	goto	l703
   134   007FBA                     u10:
   135   007FBA                     
   136                           ;main.c: 25:             LATD = 0xF0;
   137   007FBA  0EF0               	movlw	240
   138   007FBC  6E8C               	movwf	140,c	;volatile
   139   007FBE                     l703:
   140                           
   141                           ;main.c: 27:         if(PORTB == 2){
   142   007FBE  0E02               	movlw	2
   143   007FC0  1881               	xorwf	129,w,c	;volatile
   144   007FC2  A4D8               	btfss	status,2,c
   145   007FC4  EFE6  F03F         	goto	u21
   146   007FC8  EFE8  F03F         	goto	u20
   147   007FCC                     u21:
   148   007FCC  EFEA  F03F         	goto	l707
   149   007FD0                     u20:
   150   007FD0                     
   151                           ;main.c: 28:             LATD = 0x0F;
   152   007FD0  0E0F               	movlw	15
   153   007FD2  6E8C               	movwf	140,c	;volatile
   154   007FD4                     l707:
   155                           
   156                           ;main.c: 30:         if(PORTB == 4){
   157   007FD4  0E04               	movlw	4
   158   007FD6  1881               	xorwf	129,w,c	;volatile
   159   007FD8  A4D8               	btfss	status,2,c
   160   007FDA  EFF1  F03F         	goto	u31
   161   007FDE  EFF3  F03F         	goto	u30
   162   007FE2                     u31:
   163   007FE2  EFF5  F03F         	goto	l711
   164   007FE6                     u30:
   165   007FE6                     
   166                           ;main.c: 31:             LATD = 0x3F;
   167   007FE6  0E3F               	movlw	63
   168   007FE8  6E8C               	movwf	140,c	;volatile
   169   007FEA                     l711:
   170                           
   171                           ;main.c: 34:        _delay((unsigned long)((100)*(4000000L/4000.0)));
   172   007FEA  0E82               	movlw	130
   173   007FEC  6E01               	movwf	??_main^0,c
   174   007FEE  0EDE               	movlw	222
   175   007FF0                     u47:
   176   007FF0  2EE8               	decfsz	wreg,f,c
   177   007FF2  D7FE               	bra	u47
   178   007FF4  2E01               	decfsz	??_main^0,f,c
   179   007FF6  D7FC               	bra	u47
   180   007FF8  EFD5  F03F         	goto	l699
   181   007FFC  EF00  F000         	goto	start
   182   008000                     __end_of_main:
   183                           	callstack 0
   184   000000                     
   185                           	psect	rparam
   186   000000                     
   187                           	psect	idloc
   188                           
   189                           ;Config register IDLOC0 @ 0x200000
   190                           ;	unspecified, using default values
   191   200000                     	org	2097152
   192   200000  FF                 	db	255
   193                           
   194                           ;Config register IDLOC1 @ 0x200001
   195                           ;	unspecified, using default values
   196   200001                     	org	2097153
   197   200001  FF                 	db	255
   198                           
   199                           ;Config register IDLOC2 @ 0x200002
   200                           ;	unspecified, using default values
   201   200002                     	org	2097154
   202   200002  FF                 	db	255
   203                           
   204                           ;Config register IDLOC3 @ 0x200003
   205                           ;	unspecified, using default values
   206   200003                     	org	2097155
   207   200003  FF                 	db	255
   208                           
   209                           ;Config register IDLOC4 @ 0x200004
   210                           ;	unspecified, using default values
   211   200004                     	org	2097156
   212   200004  FF                 	db	255
   213                           
   214                           ;Config register IDLOC5 @ 0x200005
   215                           ;	unspecified, using default values
   216   200005                     	org	2097157
   217   200005  FF                 	db	255
   218                           
   219                           ;Config register IDLOC6 @ 0x200006
   220                           ;	unspecified, using default values
   221   200006                     	org	2097158
   222   200006  FF                 	db	255
   223                           
   224                           ;Config register IDLOC7 @ 0x200007
   225                           ;	unspecified, using default values
   226   200007                     	org	2097159
   227   200007  FF                 	db	255
   228                           
   229                           	psect	config
   230                           
   231                           ;Config register CONFIG1L @ 0x300000
   232                           ;	PLL Prescaler Selection bits
   233                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   234                           ;	System Clock Postscaler Selection bits
   235                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   236                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   237                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   238   300000                     	org	3145728
   239   300000  00                 	db	0
   240                           
   241                           ;Config register CONFIG1H @ 0x300001
   242                           ;	Oscillator Selection bits
   243                           ;	FOSC = INTOSC_XT, Internal oscillator, XT used by USB (INTXT)
   244                           ;	Fail-Safe Clock Monitor Enable bit
   245                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   246                           ;	Internal/External Oscillator Switchover bit
   247                           ;	IESO = OFF, Oscillator Switchover mode disabled
   248   300001                     	org	3145729
   249   300001  0A                 	db	10
   250                           
   251                           ;Config register CONFIG2L @ 0x300002
   252                           ;	Power-up Timer Enable bit
   253                           ;	PWRT = OFF, PWRT disabled
   254                           ;	Brown-out Reset Enable bits
   255                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   256                           ;	Brown-out Reset Voltage bits
   257                           ;	BORV = 3, Minimum setting 2.05V
   258                           ;	USB Voltage Regulator Enable bit
   259                           ;	VREGEN = OFF, USB voltage regulator disabled
   260   300002                     	org	3145730
   261   300002  19                 	db	25
   262                           
   263                           ;Config register CONFIG2H @ 0x300003
   264                           ;	Watchdog Timer Enable bit
   265                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   266                           ;	Watchdog Timer Postscale Select bits
   267                           ;	WDTPS = 32768, 1:32768
   268   300003                     	org	3145731
   269   300003  1E                 	db	30
   270                           
   271                           ; Padding undefined space
   272   300004                     	org	3145732
   273   300004  FF                 	db	255
   274                           
   275                           ;Config register CONFIG3H @ 0x300005
   276                           ;	CCP2 MUX bit
   277                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   278                           ;	PORTB A/D Enable bit
   279                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   280                           ;	Low-Power Timer 1 Oscillator Enable bit
   281                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   282                           ;	MCLR Pin Enable bit
   283                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   284   300005                     	org	3145733
   285   300005  81                 	db	129
   286                           
   287                           ;Config register CONFIG4L @ 0x300006
   288                           ;	Stack Full/Underflow Reset Enable bit
   289                           ;	STVREN = ON, Stack full/underflow will cause Reset
   290                           ;	Single-Supply ICSP Enable bit
   291                           ;	LVP = ON, Single-Supply ICSP enabled
   292                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   293                           ;	ICPRT = OFF, ICPORT disabled
   294                           ;	Extended Instruction Set Enable bit
   295                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   296                           ;	Background Debugger Enable bit
   297                           ;	DEBUG = 0x1, unprogrammed default
   298   300006                     	org	3145734
   299   300006  85                 	db	133
   300                           
   301                           ; Padding undefined space
   302   300007                     	org	3145735
   303   300007  FF                 	db	255
   304                           
   305                           ;Config register CONFIG5L @ 0x300008
   306                           ;	Code Protection bit
   307                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   308                           ;	Code Protection bit
   309                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   310                           ;	Code Protection bit
   311                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   312                           ;	Code Protection bit
   313                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   314   300008                     	org	3145736
   315   300008  0F                 	db	15
   316                           
   317                           ;Config register CONFIG5H @ 0x300009
   318                           ;	Boot Block Code Protection bit
   319                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   320                           ;	Data EEPROM Code Protection bit
   321                           ;	CPD = OFF, Data EEPROM is not code-protected
   322   300009                     	org	3145737
   323   300009  C0                 	db	192
   324                           
   325                           ;Config register CONFIG6L @ 0x30000A
   326                           ;	Write Protection bit
   327                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   328                           ;	Write Protection bit
   329                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   330                           ;	Write Protection bit
   331                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   332                           ;	Write Protection bit
   333                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   334   30000A                     	org	3145738
   335   30000A  0F                 	db	15
   336                           
   337                           ;Config register CONFIG6H @ 0x30000B
   338                           ;	Configuration Register Write Protection bit
   339                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   340                           ;	Boot Block Write Protection bit
   341                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   342                           ;	Data EEPROM Write Protection bit
   343                           ;	WRTD = OFF, Data EEPROM is not write-protected
   344   30000B                     	org	3145739
   345   30000B  E0                 	db	224
   346                           
   347                           ;Config register CONFIG7L @ 0x30000C
   348                           ;	Table Read Protection bit
   349                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350                           ;	Table Read Protection bit
   351                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   352                           ;	Table Read Protection bit
   353                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   354                           ;	Table Read Protection bit
   355                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   356   30000C                     	org	3145740
   357   30000C  0F                 	db	15
   358                           
   359                           ;Config register CONFIG7H @ 0x30000D
   360                           ;	Boot Block Table Read Protection bit
   361                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   362   30000D                     	org	3145741
   363   30000D  40                 	db	64
   364                           tosu	equ	0xFFF
   365                           tosh	equ	0xFFE
   366                           tosl	equ	0xFFD
   367                           stkptr	equ	0xFFC
   368                           pclatu	equ	0xFFB
   369                           pclath	equ	0xFFA
   370                           pcl	equ	0xFF9
   371                           tblptru	equ	0xFF8
   372                           tblptrh	equ	0xFF7
   373                           tblptrl	equ	0xFF6
   374                           tablat	equ	0xFF5
   375                           prodh	equ	0xFF4
   376                           prodl	equ	0xFF3
   377                           indf0	equ	0xFEF
   378                           postinc0	equ	0xFEE
   379                           postdec0	equ	0xFED
   380                           preinc0	equ	0xFEC
   381                           plusw0	equ	0xFEB
   382                           fsr0h	equ	0xFEA
   383                           fsr0l	equ	0xFE9
   384                           wreg	equ	0xFE8
   385                           indf1	equ	0xFE7
   386                           postinc1	equ	0xFE6
   387                           postdec1	equ	0xFE5
   388                           preinc1	equ	0xFE4
   389                           plusw1	equ	0xFE3
   390                           fsr1h	equ	0xFE2
   391                           fsr1l	equ	0xFE1
   392                           bsr	equ	0xFE0
   393                           indf2	equ	0xFDF
   394                           postinc2	equ	0xFDE
   395                           postdec2	equ	0xFDD
   396                           preinc2	equ	0xFDC
   397                           plusw2	equ	0xFDB
   398                           fsr2h	equ	0xFDA
   399                           fsr2l	equ	0xFD9
   400                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh         6A      0       0      21        0.0%
BITBIGSFRhl          1      0       0      22        0.0%
BITBIGSFRlh          6      0       0      23        0.0%
BITBIGSFRllh         A      0       0      24        0.0%
BITBIGSFRlll        21      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Sep 17 18:22:02 2022

                     u10 7FBA                       u11 7FB6                       u20 7FD0  
                     u21 7FCC                       u30 7FE6                       u31 7FE2  
                     u47 7FF0                      l701 7FBA                      l711 7FEA  
                    l703 7FBE                      l705 7FD0                      l707 7FD4  
                    l709 7FE6                      l697 7F9E                      l699 7FAA  
                    wreg 000FE8                     _LATD 000F8C                     _main 7F9E  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTB 000F81                    _TRISB 000F93                    _TRISD 000F95  
                  status 000FD8          __initialization 7F98             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F98            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F98                  __ramtop 0800                  __ptext0 7F9E  
   end_of_initialization 7F98      start_initialization 7F98                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
