// Seed: 1195651622
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_4 = id_2 - -1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    output tri1 id_3,
    inout wire id_4,
    input supply0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input wand id_16,
    input tri1 id_17,
    input uwire id_18,
    output wire id_19,
    input tri1 id_20,
    input wand id_21
);
  wire id_23;
  or primCall (
      id_19,
      id_11,
      id_20,
      id_5,
      id_23,
      id_9,
      id_10,
      id_15,
      id_8,
      id_2,
      id_16,
      id_21,
      id_1,
      id_18,
      id_14,
      id_4,
      id_17,
      id_0
  );
  assign id_13 = 1'b0;
  assign id_13 = id_2;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23
  );
  assign modCall_1.id_2 = 0;
endmodule
