Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct  7 19:24:12 2020
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file count_ones_tb_timing_summary_routed.rpt -pb count_ones_tb_timing_summary_routed.pb -rpx count_ones_tb_timing_summary_routed.rpx -warn_on_violation
| Design       : count_ones_tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.533        0.000                      0                    4        0.226        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.533        0.000                      0                    4        0.226        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 FSM_onehot_db_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.642%)  route 0.883ns (60.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.629     5.150    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  FSM_onehot_db_ns_reg[0]/Q
                         net (fo=4, routed)           0.883     6.489    FSM_onehot_db_ns_reg_n_0_[0]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.613 r  en_i_1/O
                         net (fo=1, routed)           0.000     6.613    en_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.251    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    14.853    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  en_reg/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.031    15.146    en_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 FSM_onehot_db_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.580ns (45.936%)  route 0.683ns (54.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.629     5.150    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  FSM_onehot_db_ns_reg[0]/Q
                         net (fo=4, routed)           0.683     6.289    FSM_onehot_db_ns_reg_n_0_[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.413 r  FSM_onehot_db_ns[0]_i_1/O
                         net (fo=1, routed)           0.000     6.413    FSM_onehot_db_ns[0]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.251    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    14.853    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.031    15.146    FSM_onehot_db_ns_reg[0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 FSM_onehot_db_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.580ns (46.034%)  route 0.680ns (53.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.629     5.150    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  FSM_onehot_db_ns_reg[0]/Q
                         net (fo=4, routed)           0.680     6.286    FSM_onehot_db_ns_reg_n_0_[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  FSM_onehot_db_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     6.410    FSM_onehot_db_ns[1]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.251    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    14.853    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[1]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.029    15.144    FSM_onehot_db_ns_reg[1]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 FSM_onehot_db_ns_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.608ns (47.207%)  route 0.680ns (52.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.629     5.150    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  FSM_onehot_db_ns_reg[0]/Q
                         net (fo=4, routed)           0.680     6.286    FSM_onehot_db_ns_reg_n_0_[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.152     6.438 r  FSM_onehot_db_ns[2]_i_1/O
                         net (fo=1, routed)           0.000     6.438    FSM_onehot_db_ns[2]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.251    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.342 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.511    14.853    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.075    15.190    FSM_onehot_db_ns_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  8.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.470    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.091     1.689    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.099     1.788 r  FSM_onehot_db_ns[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    FSM_onehot_db_ns[0]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     1.984    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[0]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.092     1.562    FSM_onehot_db_ns_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.230ns (55.240%)  route 0.186ns (44.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.470    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.186     1.784    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.102     1.886 r  FSM_onehot_db_ns[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    FSM_onehot_db_ns[2]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     1.984    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.107     1.577    FSM_onehot_db_ns_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.196%)  route 0.177ns (43.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.470    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.177     1.775    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.099     1.874 r  en_i_1/O
                         net (fo=1, routed)           0.000     1.874    en_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     1.984    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  en_reg/C
                         clock pessimism             -0.514     1.470    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.092     1.562    en_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 FSM_onehot_db_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_db_ns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.915%)  route 0.186ns (45.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.881 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.589     1.470    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  FSM_onehot_db_ns_reg[2]/Q
                         net (fo=4, routed)           0.186     1.784    FSM_onehot_db_ns_reg_n_0_[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.099     1.883 r  FSM_onehot_db_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    FSM_onehot_db_ns[1]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  ck_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.858     1.984    ck_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  FSM_onehot_db_ns_reg[1]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.091     1.561    FSM_onehot_db_ns_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    FSM_onehot_db_ns_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    FSM_onehot_db_ns_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    FSM_onehot_db_ns_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    FSM_onehot_db_ns_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    en_reg/C



