Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : vbw_cla_kill
Version: K-2015.06-SP4
Date   : Sun Apr 23 19:56:42 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          1.52
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         85
  Hierarchical Port Count:        699
  Leaf Cell Count:                489
  Buf/Inv Cell Count:               2
  Buf Cell Count:                   0
  Inv Cell Count:                   2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       489
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         1166.27
  Noncombinational Area:         0.00
  Buf/Inv Area:                  2.54
  Total Buffer Area:             0.00
  Total Inverter Area:           2.54
  Macro/Black Box Area:          0.00
  Net Area:                    164.05
  -----------------------------------
  Cell Area:                  1166.27
  Design Area:                1330.31


  Design Rules
  -----------------------------------
  Total Number of Nets:           620
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wario

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.08
  Mapping Optimization:                0.61
  -----------------------------------------
  Overall Compile Time:                5.49
  Overall Compile Wall Clock Time:    11.63

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
