
entity pipeline_stage is
	port (
		clock:	in		std_logic;
		reset:	in		std_logic;
		
		stage_input:	in		pipeline_signals;
		stage_output:	out	pipeline_signals
	);
		
end entity pipeline_stage;