Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
201600038,27.20,19.5,47.00,E,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600064,29.15,42.75,72.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600118,39.35,45,85.00,A,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600150,34.75,43.5,79.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600172,43.20,49.75,93.00,S,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600201,34.35,44,79.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600280,28.75,19,48.00,E,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600311,40.50,46,87.00,A,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600321,31.00,32,63.00,C,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600579,32.45,43.75,77.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600582,34.35,43.75,79.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600586,37.20,31,69.00,C,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600628,23.20,32,56.00,D,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600633,25.55,24.75,51.00,E,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600710,40.65,38,79.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
201600713,36.30,38,75.00,B,NOV_DEC,2017,NORMAL,IT1304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,90.000000,81.000000,71.000000,62.000000,52.000000,43.000000,NOV_DEC_2017,0,0,0,0,16
