INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022 - Computer Architecture/8_registers/8_registers.srcs/sim_1/new/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file_tb
