

================================================================
== Vitis HLS Report for 'depthwise'
================================================================
* Date:           Thu Jun 23 14:56:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        depthwise
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10597|    10597|  0.106 ms|  0.106 ms|  10598|  10598|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP  |       28|       28|         3|          1|          1|    27|       yes|
        |- SaveMapYLOOP                                           |      126|      126|        42|          -|          -|     3|        no|
        | + SaveMapXLOOP                                          |       40|       40|         8|          -|          -|     5|        no|
        |  ++ SaveMapNLOOP                                        |        5|        5|         4|          1|          1|     3|       yes|
        |- DWOutYLOOP                                             |    10438|    10438|       614|          -|          -|    17|        no|
        | + DWOutXLOOP                                            |      612|      612|        36|          -|          -|    17|        no|
        |  ++ DWChannelLOOP                                       |       33|       33|        16|          9|          9|     3|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 9, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 8 9 10 11 }
  Pipeline-2 : II = 9, D = 16, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 13 7 
7 --> 8 6 
8 --> 12 9 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 7 
13 --> 14 
14 --> 15 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 32 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 16 
32 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.67>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %relu"   --->   Operation 33 'read' 'relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mapSizeY_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeY"   --->   Operation 34 'read' 'mapSizeY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mapSizeX_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeX"   --->   Operation 35 'read' 'mapSizeX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernelSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelSize"   --->   Operation 36 'read' 'kernelSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernelN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelN"   --->   Operation 37 'read' 'kernelN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i32 %mapSizeX_read"   --->   Operation 38 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %kernelSize_read"   --->   Operation 39 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %mapSizeY_read"   --->   Operation 40 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelN"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelN, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelSize"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelSize, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeX"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeX, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeY"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeY, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%filter_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:32]   --->   Operation 62 'alloca' 'filter_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%featureMap_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:34]   --->   Operation 63 'alloca' 'featureMap_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_18 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 64 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i41 %empty_18"   --->   Operation 65 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_V = trunc i32 %tmp_data_V"   --->   Operation 66 'trunc' 'bias_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %kernelN_read"   --->   Operation 67 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %kernelN_read, i3 0"   --->   Operation 68 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = zext i35 %tmp_1"   --->   Operation 69 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.67ns)   --->   "%bound4 = add i36 %p_shl, i36 %cast2"   --->   Operation 70 'add' 'bound4' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.47ns)   --->   "%cmp22_not_mid113 = icmp_slt  i32 %kernelSize_read, i32 1"   --->   Operation 71 'icmp' 'cmp22_not_mid113' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i36 0, void %.lr.ph241, i36 %add_ln47_1, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 73 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%n = phi i32 0, void %.lr.ph241, i32 %select_ln47_1, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 74 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %.lr.ph241, i4 %select_ln49_3, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 75 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%y_1 = phi i2 0, void %.lr.ph241, i2 %select_ln49_1, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 76 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%x_1 = phi i2 0, void %.lr.ph241, i2 %add_ln50, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 77 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.71ns)   --->   "%add_ln47_1 = add i36 %indvar_flatten17, i36 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 78 'add' 'add_ln47_1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i2 %y_1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 79 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.47ns)   --->   "%slt = icmp_slt  i32 %zext_ln49, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 80 'icmp' 'slt' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "%rev107 = xor i1 %slt, i1 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 81 'xor' 'rev107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.50ns)   --->   "%icmp_ln47 = icmp_eq  i36 %indvar_flatten17, i36 %bound4" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 82 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split10, void %._crit_edge242.loopexit" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 83 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %n, i32 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 84 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.30ns)   --->   "%icmp_ln49 = icmp_eq  i4 %indvar_flatten, i4 9" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 85 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln47 = select i1 %icmp_ln49, i2 0, i2 %y_1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 86 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln47_1 = select i1 %icmp_ln49, i32 %add_ln47, i32 %n" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 87 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47 = xor i1 %icmp_ln49, i1 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 88 'xor' 'xor_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.95ns)   --->   "%icmp_ln50 = icmp_eq  i2 %x_1, i2 3" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 89 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %icmp_ln50, i1 %xor_ln47" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 90 'and' 'and_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln49 = add i2 %select_ln47, i2 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 91 'add' 'add_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %and_ln47, i1 %icmp_ln49" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 92 'or' 'or_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %or_ln49, i2 0, i2 %x_1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 93 'select' 'select_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln49_1 = select i1 %and_ln47, i2 %add_ln49, i2 %select_ln47" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 94 'select' 'select_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.56ns)   --->   "%add_ln50 = add i2 %select_ln49, i2 1" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 95 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln49_1 = add i4 %indvar_flatten, i4 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 96 'add' 'add_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.02ns)   --->   "%select_ln49_3 = select i1 %icmp_ln49, i4 1, i4 %add_ln49_1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 97 'select' 'select_ln49_3' <Predicate = (!icmp_ln47)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.30>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %select_ln47_1" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 99 'zext' 'zext_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln47_1, i2 0" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 100 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i34 %tmp_3" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 101 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.63ns)   --->   "%sub_ln54 = sub i35 %zext_ln54_1, i35 %zext_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 102 'sub' 'sub_ln54' <Predicate = (!icmp_ln47)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i35 %sub_ln54" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 103 'sext' 'sext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%select_ln47_2 = select i1 %icmp_ln49, i1 %cmp22_not_mid113, i1 %rev107" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 104 'select' 'select_ln47_2' <Predicate = (!icmp_ln47 & !and_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i2 %select_ln49_1" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 105 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.67ns)   --->   "%add_ln54 = add i36 %sext_ln47, i36 %zext_ln54_2" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 106 'add' 'add_ln54' <Predicate = (!icmp_ln47)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i36 %add_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 107 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i36 %add_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 108 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i2 %add_ln49" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 109 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln47 & and_ln47)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.47ns)   --->   "%slt108 = icmp_slt  i32 %zext_ln49_1, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 110 'icmp' 'slt108' <Predicate = (!icmp_ln47 & and_ln47)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%rev109 = xor i1 %slt108, i1 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 111 'xor' 'rev109' <Predicate = (!icmp_ln47 & and_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%select_ln49_2 = select i1 %and_ln47, i1 %rev109, i1 %select_ln47_2" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 112 'select' 'select_ln49_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i2 %select_ln49" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 113 'zext' 'zext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_slt  i32 %zext_ln50, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 114 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln47)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln52, i1 1" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 115 'xor' 'xor_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln52 = or i1 %xor_ln52, i1 %select_ln49_2" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 116 'or' 'or_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52, void, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 117 'br' 'br_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SaveDWKernelYLOOP_SaveDWKernelXLOOP_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln54_1, i2 0" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 121 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_1 = sub i14 %p_shl1_cast, i14 %trunc_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 122 'sub' 'sub_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i2 %select_ln49" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 123 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i14 %sub_ln54_1, i14 %zext_ln54_3" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 124 'add' 'add_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i14 %add_ln54_1" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 125 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr i4 %filter_V, i64 0, i64 %zext_ln54_4" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 126 'getelementptr' 'filter_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 127 'specpipeline' 'specpipeline_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 128 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%empty_19 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 129 'read' 'empty_19' <Predicate = (!or_ln52)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i41 %empty_19"   --->   Operation 130 'extractvalue' 'tmp_data_V_1' <Predicate = (!or_ln52)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %tmp_data_V_1"   --->   Operation 131 'trunc' 'trunc_ln69' <Predicate = (!or_ln52)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln54 = store i4 %trunc_ln69, i14 %filter_V_addr" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 132 'store' 'store_ln54' <Predicate = (!or_ln52)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln55 = br void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:55]   --->   Operation 133 'br' 'br_ln55' <Predicate = (!or_ln52)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.55>
ST_5 : Operation 134 [1/1] (2.55ns)   --->   "%sub = add i32 %mapSizeX_read, i32 4294967295"   --->   Operation 134 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 135 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %mapSizeX_read"   --->   Operation 136 'trunc' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln61 = br void" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 137 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 6 <SV = 3> <Delay = 6.91>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%y = phi i2 0, void %._crit_edge242.loopexit, i2 %y_3, void"   --->   Operation 138 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.56ns)   --->   "%y_3 = add i2 %y, i2 1" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 139 'add' 'y_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.95ns)   --->   "%icmp_ln61 = icmp_eq  i2 %y, i2 3" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 140 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split4, void %.lr.ph" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 142 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %y" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 143 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 144 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 145 'br' 'br_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%accum_V = alloca i32 1"   --->   Operation 146 'alloca' 'accum_V' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln77 = sub i16 %empty_17, i16 %empty_16" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 147 'sub' 'sub_ln77' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 148 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapYSize = add i16 %sub_ln77, i16 1" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 148 'add' 'outMapYSize' <Predicate = (icmp_ln61)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln78 = sub i16 %empty, i16 %empty_16" [../Sources/depthwise/depthwise.cpp:78]   --->   Operation 149 'sub' 'sub_ln78' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 150 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapXSize = add i16 %sub_ln78, i16 1" [../Sources/depthwise/depthwise.cpp:78]   --->   Operation 150 'add' 'outMapXSize' <Predicate = (icmp_ln61)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 151 [2/2] (6.91ns)   --->   "%mul_ln102 = mul i32 %mapSizeY_read, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 151 'mul' 'mul_ln102' <Predicate = (icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.47>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%x = phi i32 0, void %.split4, i32 %x_4, void %._crit_edge234.loopexit"   --->   Operation 152 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_slt  i32 %x, i32 42" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 153 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void, void %.lr.ph233" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 154 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 156 'specloopname' 'specloopname_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln64 = br void" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 157 'br' 'br_ln64' <Predicate = (icmp_ln62)> <Delay = 1.58>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.06>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%n_1 = phi i31 0, void %.lr.ph233, i31 %n_2, void %.split2._crit_edge"   --->   Operation 159 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%x_3 = phi i32 %x, void %.lr.ph233, i32 %x_7, void %.split2._crit_edge"   --->   Operation 160 'phi' 'x_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%phi_mul = phi i18 0, void %.lr.ph233, i18 %add_ln67, void %.split2._crit_edge" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 161 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.52ns)   --->   "%n_2 = add i31 %n_1, i31 1" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 162 'add' 'n_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %n_1" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 163 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln64 = icmp_slt  i32 %zext_ln64, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 164 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge234.loopexit, void %.split2" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 165 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln67 = icmp_sgt  i32 %x_3, i32 %sub" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 166 'icmp' 'icmp_ln67' <Predicate = (icmp_ln64)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (2.13ns)   --->   "%add_ln67 = add i18 %phi_mul, i18 %trunc_ln70" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 167 'add' 'add_ln67' <Predicate = (icmp_ln64)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void, void %.split2._crit_edge" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 168 'br' 'br_ln67' <Predicate = (icmp_ln64)> <Delay = 1.58>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%empty_21 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 169 'read' 'empty_21' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i41 %empty_21"   --->   Operation 170 'extractvalue' 'tmp_data_V_2' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %tmp_data_V_2"   --->   Operation 171 'trunc' 'trunc_ln69_1' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (1.65ns) (grouped into DSP with root node add_ln70)   --->   "%tmp = add i18 %phi_mul, i18 %zext_ln61" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 172 'add' 'tmp' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%tmp19_cast = mul i18 %tmp, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 173 'mul' 'tmp19_cast' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split2._crit_edge"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.58>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%x_7 = phi i32 %x_3, void, i32 42, void %.split2"   --->   Operation 175 'phi' 'x_7' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.05>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %x_3" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 177 'trunc' 'trunc_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 178 'specpipeline' 'specpipeline_ln62' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 180 'specloopname' 'specloopname_ln62' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 181 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%tmp19_cast = mul i18 %tmp, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 181 'mul' 'tmp19_cast' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 7> <Delay = 2.10>
ST_10 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%tmp19_cast = mul i18 %tmp, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 182 'mul' 'tmp19_cast' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i18 %tmp19_cast, i18 %trunc_ln64" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 183 'add' 'add_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 5.35>
ST_11 : Operation 184 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i18 %tmp19_cast, i18 %trunc_ln64" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 184 'add' 'add_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i18 %add_ln70" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 185 'zext' 'zext_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%featureMap_V_addr = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln70" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 186 'getelementptr' 'featureMap_V_addr' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln70 = store i4 %trunc_ln69_1, i18 %featureMap_V_addr" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 187 'store' 'store_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>

State 12 <SV = 6> <Delay = 2.55>
ST_12 : Operation 188 [1/1] (2.55ns)   --->   "%x_4 = add i32 %x_3, i32 1" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 188 'add' 'x_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln62 = br void" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 189 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 6.91>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%outMapYSize_cast = sext i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 190 'sext' 'outMapYSize_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%conv69 = sext i16 %outMapXSize" [../Sources/depthwise/depthwise.cpp:78]   --->   Operation 191 'sext' 'conv69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%conv_i38 = sext i4 %bias_V"   --->   Operation 192 'sext' 'conv_i38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (2.07ns)   --->   "%sub91 = add i17 %outMapYSize_cast, i17 131071" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 193 'add' 'sub91' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/2] (6.91ns)   --->   "%mul_ln102 = mul i32 %mapSizeY_read, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 194 'mul' 'mul_ln102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 195 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 14 <SV = 5> <Delay = 7.15>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%y_2 = phi i15 0, void %.lr.ph, i15 %y_4, void"   --->   Operation 196 'phi' 'y_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (1.94ns)   --->   "%y_4 = add i15 %y_2, i15 1"   --->   Operation 197 'add' 'y_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i15 %y_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 198 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (2.42ns)   --->   "%icmp_ln80 = icmp_slt  i16 %zext_ln80_1, i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 199 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %._crit_edge.loopexit, void %.split" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 200 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i15 %y_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 201 'trunc' 'trunc_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i15 %y_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 202 'zext' 'zext_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 204 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (2.43ns)   --->   "%cmp92 = icmp_slt  i17 %zext_ln80, i17 %sub91" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 205 'icmp' 'cmp92' <Predicate = (icmp_ln80)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (1.56ns)   --->   "%add98 = add i2 %trunc_ln80, i2 3" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 206 'add' 'add98' <Predicate = (icmp_ln80)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%and99_cast = zext i2 %add98" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 207 'zext' 'and99_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln1_cast = zext i2 %trunc_ln80" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 208 'zext' 'trunc_ln1_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (5.59ns)   --->   "%mul75_cast = mul i18 %trunc_ln1_cast, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 209 'mul' 'mul75_cast' <Predicate = (icmp_ln80)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (1.56ns)   --->   "%y_4_cast = add i2 %trunc_ln80, i2 1" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 210 'add' 'y_4_cast' <Predicate = (icmp_ln80)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%y_4_cast_cast = zext i2 %y_4_cast" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 211 'zext' 'y_4_cast_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (5.59ns)   --->   "%mul75_1_cast = mul i18 %y_4_cast_cast, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 212 'mul' 'mul75_1_cast' <Predicate = (icmp_ln80)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.97ns)   --->   "%add74_2 = xor i2 %trunc_ln80, i2 2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 213 'xor' 'add74_2' <Predicate = (icmp_ln80)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%add74_2_cast = zext i2 %add74_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 214 'zext' 'add74_2_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (5.59ns)   --->   "%mul_ln83 = mul i18 %add74_2_cast, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 215 'mul' 'mul_ln83' <Predicate = (icmp_ln80)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln83 = br void" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 216 'br' 'br_ln83' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [../Sources/depthwise/depthwise.cpp:132]   --->   Operation 217 'ret' 'ret_ln132' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.44>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%x_2 = phi i32 0, void %.split, i32 %x_6, void"   --->   Operation 218 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_2, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 219 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (2.44ns)   --->   "%icmp_ln83 = icmp_slt  i22 %tmp_2, i22 1" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 220 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void, void" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 221 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 222 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 223 'specloopname' 'specloopname_ln86' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln86 = br void" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 224 'br' 'br_ln86' <Predicate = (icmp_ln83)> <Delay = 1.58>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 225 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 7.01>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%kn = phi i32 0, void, i32 %kn_9, void %._crit_edge31"   --->   Operation 226 'phi' 'kn' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_slt  i32 %kn, i32 1536" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 227 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void %_ifconv" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 228 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_slt  i32 %kn, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 229 'icmp' 'icmp_ln99' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln102_1 = mul i32 %kn, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 230 'mul' 'mul_ln102_1' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i32 %kn"   --->   Operation 231 'trunc' 'trunc_ln215' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i32 %kn"   --->   Operation 232 'trunc' 'trunc_ln215_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_1, i3 0"   --->   Operation 233 'bitconcatenate' 'tmp_5_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (1.81ns)   --->   "%add_ln215 = add i14 %tmp_5_cast, i14 %trunc_ln215"   --->   Operation 234 'add' 'add_ln215' <Predicate = (icmp_ln86)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %add_ln215"   --->   Operation 235 'zext' 'zext_ln215' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%filter_V_addr_1 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215"   --->   Operation 236 'getelementptr' 'filter_V_addr_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 237 [2/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 237 'load' 'rhs' <Predicate = (icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_16 : Operation 238 [1/1] (0.69ns)   --->   "%kn_1 = select i1 %icmp_ln99, i32 %kn, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 238 'select' 'kn_1' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln99_1 = icmp_slt  i32 %kn_1, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 239 'icmp' 'icmp_ln99_1' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i32 %kn_1"   --->   Operation 240 'trunc' 'trunc_ln215_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i32 %kn_1"   --->   Operation 241 'trunc' 'trunc_ln215_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_3, i3 0"   --->   Operation 242 'bitconcatenate' 'tmp_6_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_1 = add i14 %tmp_6_cast, i14 %trunc_ln215_2"   --->   Operation 243 'add' 'add_ln215_1' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 244 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_2 = add i14 %add_ln215_1, i14 1"   --->   Operation 244 'add' 'add_ln215_2' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 245 [1/1] (0.69ns)   --->   "%kn_2 = select i1 %icmp_ln99_1, i32 %kn_1, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 245 'select' 'kn_2' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln215_4 = trunc i32 %kn_2"   --->   Operation 246 'trunc' 'trunc_ln215_4' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln215_5 = trunc i32 %kn_2"   --->   Operation 247 'trunc' 'trunc_ln215_5' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 7.01>
ST_17 : Operation 248 [1/2] (6.91ns)   --->   "%mul_ln102_1 = mul i32 %kn, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 248 'mul' 'mul_ln102_1' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %mul_ln102_1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 249 'trunc' 'trunc_ln102' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 250 [1/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 250 'load' 'rhs' <Predicate = (icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_17 : Operation 251 [2/2] (6.91ns)   --->   "%mul_ln102_2 = mul i32 %kn_1, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 251 'mul' 'mul_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %add_ln215_2"   --->   Operation 252 'zext' 'zext_ln215_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%filter_V_addr_2 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_1"   --->   Operation 253 'getelementptr' 'filter_V_addr_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_17 : Operation 254 [2/2] (3.25ns)   --->   "%rhs_1 = load i14 %filter_V_addr_2"   --->   Operation 254 'load' 'rhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_17 : Operation 255 [1/1] (2.47ns)   --->   "%icmp_ln99_2 = icmp_slt  i32 %kn_2, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 255 'icmp' 'icmp_ln99_2' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [2/2] (6.91ns)   --->   "%mul_ln102_3 = mul i32 %kn_2, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 256 'mul' 'mul_ln102_3' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_5, i3 0"   --->   Operation 257 'bitconcatenate' 'tmp_7_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_3 = add i14 %tmp_7_cast, i14 %trunc_ln215_4"   --->   Operation 258 'add' 'add_ln215_3' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 259 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_4 = add i14 %add_ln215_3, i14 2"   --->   Operation 259 'add' 'add_ln215_4' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 260 [1/1] (0.69ns)   --->   "%kn_3 = select i1 %icmp_ln99_2, i32 %kn_2, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 260 'select' 'kn_3' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (2.47ns)   --->   "%icmp_ln99_3 = icmp_slt  i32 %kn_3, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 261 'icmp' 'icmp_ln99_3' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln215_6 = trunc i32 %kn_3"   --->   Operation 262 'trunc' 'trunc_ln215_6' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln215_7 = trunc i32 %kn_3"   --->   Operation 263 'trunc' 'trunc_ln215_7' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_7, i3 0"   --->   Operation 264 'bitconcatenate' 'tmp_8_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_5 = add i14 %tmp_8_cast, i14 %trunc_ln215_6"   --->   Operation 265 'add' 'add_ln215_5' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 266 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_6 = add i14 %add_ln215_5, i14 3"   --->   Operation 266 'add' 'add_ln215_6' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 267 [1/1] (0.69ns)   --->   "%kn_4 = select i1 %icmp_ln99_3, i32 %kn_3, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 267 'select' 'kn_4' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln215_8 = trunc i32 %kn_4"   --->   Operation 268 'trunc' 'trunc_ln215_8' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln215_9 = trunc i32 %kn_4"   --->   Operation 269 'trunc' 'trunc_ln215_9' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 7.21>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%x_5 = phi i32 %x_2, void, i32 %x_9, void %._crit_edge31"   --->   Operation 270 'phi' 'x_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %x_5" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 271 'trunc' 'trunc_ln36' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_slt  i32 %x_5, i32 %conv69" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 272 'icmp' 'icmp_ln100' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i18 %mul75_cast, i18 %trunc_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 273 'add' 'add_ln102' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 274 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i18 %add_ln102, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 274 'add' 'add_ln102_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i18 %add_ln102_1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 275 'zext' 'zext_ln102' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%featureMap_V_addr_1 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102"   --->   Operation 276 'getelementptr' 'featureMap_V_addr_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 277 [2/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 277 'load' 'lhs' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_18 : Operation 278 [1/2] (6.91ns)   --->   "%mul_ln102_2 = mul i32 %kn_1, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 278 'mul' 'mul_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i32 %mul_ln102_2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 279 'trunc' 'trunc_ln102_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (2.13ns)   --->   "%add_ln102_2 = add i18 %mul75_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 280 'add' 'add_ln102_2' <Predicate = (icmp_ln86)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/2] (3.25ns)   --->   "%rhs_1 = load i14 %filter_V_addr_2"   --->   Operation 281 'load' 'rhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_18 : Operation 282 [1/2] (6.91ns)   --->   "%mul_ln102_3 = mul i32 %kn_2, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 282 'mul' 'mul_ln102_3' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i32 %mul_ln102_3" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 283 'trunc' 'trunc_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i14 %add_ln215_4"   --->   Operation 284 'zext' 'zext_ln215_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%filter_V_addr_3 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_2"   --->   Operation 285 'getelementptr' 'filter_V_addr_3' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_18 : Operation 286 [2/2] (3.25ns)   --->   "%rhs_2 = load i14 %filter_V_addr_3"   --->   Operation 286 'load' 'rhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_18 : Operation 287 [2/2] (6.91ns)   --->   "%mul_ln102_4 = mul i32 %kn_3, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 287 'mul' 'mul_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln99_4 = icmp_slt  i32 %kn_4, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 288 'icmp' 'icmp_ln99_4' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln102_5 = mul i32 %kn_4, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 289 'mul' 'mul_ln102_5' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_9, i3 0"   --->   Operation 290 'bitconcatenate' 'tmp_9_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_7 = add i14 %tmp_9_cast, i14 %trunc_ln215_8"   --->   Operation 291 'add' 'add_ln215_7' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 292 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_8 = add i14 %add_ln215_7, i14 4"   --->   Operation 292 'add' 'add_ln215_8' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 293 [1/1] (0.69ns)   --->   "%kn_5 = select i1 %icmp_ln99_4, i32 %kn_4, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 293 'select' 'kn_5' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (2.47ns)   --->   "%icmp_ln99_5 = icmp_slt  i32 %kn_5, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 294 'icmp' 'icmp_ln99_5' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln215_10 = trunc i32 %kn_5"   --->   Operation 295 'trunc' 'trunc_ln215_10' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln215_11 = trunc i32 %kn_5"   --->   Operation 296 'trunc' 'trunc_ln215_11' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_11, i3 0"   --->   Operation 297 'bitconcatenate' 'tmp_10_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_9 = add i14 %tmp_10_cast, i14 %trunc_ln215_10"   --->   Operation 298 'add' 'add_ln215_9' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 299 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_10 = add i14 %add_ln215_9, i14 5"   --->   Operation 299 'add' 'add_ln215_10' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 300 [1/1] (0.69ns)   --->   "%kn_6 = select i1 %icmp_ln99_5, i32 %kn_5, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 300 'select' 'kn_6' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln215_12 = trunc i32 %kn_6"   --->   Operation 301 'trunc' 'trunc_ln215_12' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln215_13 = trunc i32 %kn_6"   --->   Operation 302 'trunc' 'trunc_ln215_13' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 7.21>
ST_19 : Operation 303 [1/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 303 'load' 'lhs' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i4 %lhs"   --->   Operation 304 'sext' 'sext_ln215' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i4 %rhs"   --->   Operation 305 'sext' 'sext_ln215_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node accum_V_2)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 306 'mul' 'ret' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_3 = add i18 %trunc_ln102_1, i18 1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 307 'add' 'add_ln102_3' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 308 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_4 = add i18 %add_ln102_3, i18 %add_ln102_2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 308 'add' 'add_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i18 %add_ln102_4" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 309 'zext' 'zext_ln102_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%featureMap_V_addr_2 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_1"   --->   Operation 310 'getelementptr' 'featureMap_V_addr_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_19 : Operation 311 [2/2] (3.25ns)   --->   "%lhs_1 = load i18 %featureMap_V_addr_2"   --->   Operation 311 'load' 'lhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_19 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_5 = add i18 %trunc_ln102_2, i18 2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 312 'add' 'add_ln102_5' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 313 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_6 = add i18 %add_ln102_5, i18 %add_ln102_2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 313 'add' 'add_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i18 %add_ln102_6" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 314 'zext' 'zext_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%featureMap_V_addr_3 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_2"   --->   Operation 315 'getelementptr' 'featureMap_V_addr_3' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_19 : Operation 316 [2/2] (3.25ns)   --->   "%lhs_2 = load i18 %featureMap_V_addr_3"   --->   Operation 316 'load' 'lhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_19 : Operation 317 [1/2] (3.25ns)   --->   "%rhs_2 = load i14 %filter_V_addr_3"   --->   Operation 317 'load' 'rhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_19 : Operation 318 [1/2] (6.91ns)   --->   "%mul_ln102_4 = mul i32 %kn_3, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 318 'mul' 'mul_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i32 %mul_ln102_4" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 319 'trunc' 'trunc_ln102_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i14 %add_ln215_6"   --->   Operation 320 'zext' 'zext_ln215_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%filter_V_addr_4 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_3"   --->   Operation 321 'getelementptr' 'filter_V_addr_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_19 : Operation 322 [2/2] (3.25ns)   --->   "%rhs_3 = load i14 %filter_V_addr_4"   --->   Operation 322 'load' 'rhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_19 : Operation 323 [1/2] (6.91ns)   --->   "%mul_ln102_5 = mul i32 %kn_4, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 323 'mul' 'mul_ln102_5' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i32 %mul_ln102_5" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 324 'trunc' 'trunc_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (2.13ns)   --->   "%add_ln102_9 = add i18 %mul75_1_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 325 'add' 'add_ln102_9' <Predicate = (icmp_ln86)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [2/2] (6.91ns)   --->   "%mul_ln102_6 = mul i32 %kn_5, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 326 'mul' 'mul_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (2.47ns)   --->   "%icmp_ln99_6 = icmp_slt  i32 %kn_6, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 327 'icmp' 'icmp_ln99_6' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [2/2] (6.91ns)   --->   "%mul_ln102_7 = mul i32 %kn_6, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 328 'mul' 'mul_ln102_7' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_13, i3 0"   --->   Operation 329 'bitconcatenate' 'tmp_11_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_11 = add i14 %tmp_11_cast, i14 %trunc_ln215_12"   --->   Operation 330 'add' 'add_ln215_11' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 331 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_12 = add i14 %add_ln215_11, i14 6"   --->   Operation 331 'add' 'add_ln215_12' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 332 [1/1] (0.69ns)   --->   "%kn_7 = select i1 %icmp_ln99_6, i32 %kn_6, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 332 'select' 'kn_7' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln99_7 = icmp_slt  i32 %kn_7, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 333 'icmp' 'icmp_ln99_7' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln215_14 = trunc i32 %kn_7"   --->   Operation 334 'trunc' 'trunc_ln215_14' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln215_15 = trunc i32 %kn_7"   --->   Operation 335 'trunc' 'trunc_ln215_15' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_15, i3 0"   --->   Operation 336 'bitconcatenate' 'tmp_12_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_13 = add i14 %tmp_12_cast, i14 %trunc_ln215_14"   --->   Operation 337 'add' 'add_ln215_13' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 338 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_14 = add i14 %add_ln215_13, i14 7"   --->   Operation 338 'add' 'add_ln215_14' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 339 [1/1] (0.69ns)   --->   "%kn_8 = select i1 %icmp_ln99_7, i32 %kn_7, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 339 'select' 'kn_8' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.21>
ST_20 : Operation 340 [2/3] (1.05ns) (grouped into DSP with root node accum_V_2)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 340 'mul' 'ret' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 341 [1/2] (3.25ns)   --->   "%lhs_1 = load i18 %featureMap_V_addr_2"   --->   Operation 341 'load' 'lhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i4 %lhs_1"   --->   Operation 342 'sext' 'sext_ln215_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i4 %rhs_1"   --->   Operation 343 'sext' 'sext_ln215_3' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_20 : Operation 344 [3/3] (1.05ns) (grouped into DSP with root node accum_V_5)   --->   "%ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2"   --->   Operation 344 'mul' 'ret_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 345 [1/2] (3.25ns)   --->   "%lhs_2 = load i18 %featureMap_V_addr_3"   --->   Operation 345 'load' 'lhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_7 = add i18 %mul75_1_cast, i18 %trunc_ln102_3" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 346 'add' 'add_ln102_7' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 347 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_8 = add i18 %add_ln102_7, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 347 'add' 'add_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i18 %add_ln102_8" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 348 'zext' 'zext_ln102_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%featureMap_V_addr_4 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_3"   --->   Operation 349 'getelementptr' 'featureMap_V_addr_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_20 : Operation 350 [2/2] (3.25ns)   --->   "%lhs_3 = load i18 %featureMap_V_addr_4"   --->   Operation 350 'load' 'lhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 351 [1/2] (3.25ns)   --->   "%rhs_3 = load i14 %filter_V_addr_4"   --->   Operation 351 'load' 'rhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_20 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_10 = add i18 %trunc_ln102_4, i18 1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 352 'add' 'add_ln102_10' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 353 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_11 = add i18 %add_ln102_10, i18 %add_ln102_9" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 353 'add' 'add_ln102_11' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln102_4 = zext i18 %add_ln102_11" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 354 'zext' 'zext_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i14 %add_ln215_8"   --->   Operation 355 'zext' 'zext_ln215_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (0.00ns)   --->   "%filter_V_addr_5 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_4"   --->   Operation 356 'getelementptr' 'filter_V_addr_5' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%featureMap_V_addr_5 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_4"   --->   Operation 357 'getelementptr' 'featureMap_V_addr_5' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 358 [2/2] (3.25ns)   --->   "%lhs_4 = load i18 %featureMap_V_addr_5"   --->   Operation 358 'load' 'lhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 359 [2/2] (3.25ns)   --->   "%rhs_4 = load i14 %filter_V_addr_5"   --->   Operation 359 'load' 'rhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_20 : Operation 360 [1/2] (6.91ns)   --->   "%mul_ln102_6 = mul i32 %kn_5, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 360 'mul' 'mul_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln102_5 = trunc i32 %mul_ln102_6" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 361 'trunc' 'trunc_ln102_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_20 : Operation 362 [1/2] (6.91ns)   --->   "%mul_ln102_7 = mul i32 %kn_6, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 362 'mul' 'mul_ln102_7' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln102_6 = trunc i32 %mul_ln102_7" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 363 'trunc' 'trunc_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_20 : Operation 364 [2/2] (6.91ns)   --->   "%mul_ln102_8 = mul i32 %kn_7, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 364 'mul' 'mul_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [1/1] (2.47ns)   --->   "%icmp_ln99_8 = icmp_slt  i32 %kn_8, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 365 'icmp' 'icmp_ln99_8' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99_8, void %_ifconv.._crit_edge31_crit_edge, void %_ifconv64" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 366 'br' 'br_ln99' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (1.58ns)   --->   "%br_ln99 = br void %._crit_edge31" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 367 'br' 'br_ln99' <Predicate = (icmp_ln86 & !icmp_ln99_8)> <Delay = 1.58>
ST_20 : Operation 368 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_slt  i32 %x_5, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 368 'icmp' 'icmp_ln105' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %_ifconv64.._crit_edge33_crit_edge, void" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 369 'br' 'br_ln105' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %cmp92, void %._crit_edge34, void" [../Sources/depthwise/depthwise.cpp:106]   --->   Operation 370 'br' 'br_ln106' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105)> <Delay = 0.00>
ST_20 : Operation 371 [2/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_8, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 371 'mul' 'mul_ln109' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln100, void %._crit_edge34.._crit_edge33_crit_edge, void" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 372 'br' 'br_ln112' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105)> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (2.47ns)   --->   "%icmp_ln122 = icmp_slt  i32 %x_5, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:122]   --->   Operation 373 'icmp' 'icmp_ln122' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node x_8)   --->   "%xor_ln122 = xor i1 %icmp_ln122, i1 1" [../Sources/depthwise/depthwise.cpp:122]   --->   Operation 374 'xor' 'xor_ln122' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_8 = select i1 %xor_ln122, i32 1024, i32 %x_5" [../Sources/depthwise/depthwise.cpp:122]   --->   Operation 375 'select' 'x_8' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 376 [1/1] (2.55ns)   --->   "%add_ln126 = add i32 %kn_8, i32 1" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 376 'add' 'add_ln126' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (1.58ns)   --->   "%br_ln126 = br void %._crit_edge31" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 377 'br' 'br_ln126' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 1.58>

State 21 <SV = 12> <Delay = 7.21>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%accum_V_load = load i8 %accum_V" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 378 'load' 'accum_V_load' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (1.24ns)   --->   "%accum_V_1 = select i1 %icmp_ln100, i8 %conv_i38, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 379 'select' 'accum_V_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node accum_V_2)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 380 'mul' 'ret' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 381 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_2 = add i8 %ret, i8 %accum_V_1"   --->   Operation 381 'add' 'accum_V_2' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 382 [2/3] (1.05ns) (grouped into DSP with root node accum_V_5)   --->   "%ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2"   --->   Operation 382 'mul' 'ret_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i4 %lhs_2"   --->   Operation 383 'sext' 'sext_ln215_4' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i4 %rhs_2"   --->   Operation 384 'sext' 'sext_ln215_5' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_21 : Operation 385 [3/3] (1.05ns) (grouped into DSP with root node accum_V_8)   --->   "%ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4"   --->   Operation 385 'mul' 'ret_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 386 [1/2] (3.25ns)   --->   "%lhs_3 = load i18 %featureMap_V_addr_4"   --->   Operation 386 'load' 'lhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 387 [1/2] (3.25ns)   --->   "%lhs_4 = load i18 %featureMap_V_addr_5"   --->   Operation 387 'load' 'lhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 388 [1/2] (3.25ns)   --->   "%rhs_4 = load i14 %filter_V_addr_5"   --->   Operation 388 'load' 'rhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_21 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_12 = add i18 %trunc_ln102_5, i18 2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 389 'add' 'add_ln102_12' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 390 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_13 = add i18 %add_ln102_12, i18 %add_ln102_9" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 390 'add' 'add_ln102_13' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln102_5 = zext i18 %add_ln102_13" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 391 'zext' 'zext_ln102_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i14 %add_ln215_10"   --->   Operation 392 'zext' 'zext_ln215_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%filter_V_addr_6 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_5"   --->   Operation 393 'getelementptr' 'filter_V_addr_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%featureMap_V_addr_6 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_5"   --->   Operation 394 'getelementptr' 'featureMap_V_addr_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 395 [2/2] (3.25ns)   --->   "%lhs_5 = load i18 %featureMap_V_addr_6"   --->   Operation 395 'load' 'lhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 396 [2/2] (3.25ns)   --->   "%rhs_5 = load i14 %filter_V_addr_6"   --->   Operation 396 'load' 'rhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_14 = add i18 %mul_ln83, i18 %trunc_ln102_6" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 397 'add' 'add_ln102_14' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 398 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_15 = add i18 %add_ln102_14, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 398 'add' 'add_ln102_15' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln102_6 = zext i18 %add_ln102_15" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 399 'zext' 'zext_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%featureMap_V_addr_7 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_6"   --->   Operation 400 'getelementptr' 'featureMap_V_addr_7' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_21 : Operation 401 [2/2] (3.25ns)   --->   "%lhs_6 = load i18 %featureMap_V_addr_7"   --->   Operation 401 'load' 'lhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 402 [1/2] (6.91ns)   --->   "%mul_ln102_8 = mul i32 %kn_7, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 402 'mul' 'mul_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln102_7 = trunc i32 %mul_ln102_8" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 403 'trunc' 'trunc_ln102_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (2.13ns)   --->   "%add_ln102_16 = add i18 %mul_ln83, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 404 'add' 'add_ln102_16' <Predicate = (icmp_ln86)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 405 [2/2] (6.91ns)   --->   "%mul_ln102_9 = mul i32 %kn_8, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 405 'mul' 'mul_ln102_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln215_16 = trunc i32 %kn_8"   --->   Operation 406 'trunc' 'trunc_ln215_16' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln215_17 = trunc i32 %kn_8"   --->   Operation 407 'trunc' 'trunc_ln215_17' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_17, i3 0"   --->   Operation 408 'bitconcatenate' 'tmp_13_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_15 = add i14 %tmp_13_cast, i14 %trunc_ln215_16"   --->   Operation 409 'add' 'add_ln215_15' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 410 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_16 = add i14 %add_ln215_15, i14 8"   --->   Operation 410 'add' 'add_ln215_16' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 411 [1/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_8, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 411 'mul' 'mul_ln109' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %mul_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 412 'trunc' 'empty_23' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%x_9 = phi i32 %x_8, void %._crit_edge33, i32 %x_5, void %_ifconv.._crit_edge31_crit_edge"   --->   Operation 413 'phi' 'x_9' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%kn_9 = phi i32 %add_ln126, void %._crit_edge33, i32 1537, void %_ifconv.._crit_edge31_crit_edge" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 414 'phi' 'kn_9' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 415 'br' 'br_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 7.21>
ST_22 : Operation 416 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_2 = add i8 %ret, i8 %accum_V_1"   --->   Operation 416 'add' 'accum_V_2' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node accum_V_4)   --->   "%and_ln100 = and i1 %icmp_ln99, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 417 'and' 'and_ln100' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node accum_V_4)   --->   "%accum_V_3 = select i1 %and_ln100, i8 %accum_V_2, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 418 'select' 'accum_V_3' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_4 = select i1 %icmp_ln99, i8 %accum_V_3, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 419 'select' 'accum_V_4' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node accum_V_5)   --->   "%ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2"   --->   Operation 420 'mul' 'ret_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 421 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_5 = add i8 %ret_1, i8 %accum_V_4"   --->   Operation 421 'add' 'accum_V_5' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 422 [2/3] (1.05ns) (grouped into DSP with root node accum_V_8)   --->   "%ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4"   --->   Operation 422 'mul' 'ret_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i4 %lhs_3"   --->   Operation 423 'sext' 'sext_ln215_6' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i4 %rhs_3"   --->   Operation 424 'sext' 'sext_ln215_7' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_22 : Operation 425 [3/3] (1.05ns) (grouped into DSP with root node accum_V_11)   --->   "%ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6"   --->   Operation 425 'mul' 'ret_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 426 [1/2] (3.25ns)   --->   "%lhs_5 = load i18 %featureMap_V_addr_6"   --->   Operation 426 'load' 'lhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_22 : Operation 427 [1/2] (3.25ns)   --->   "%rhs_5 = load i14 %filter_V_addr_6"   --->   Operation 427 'load' 'rhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i14 %add_ln215_12"   --->   Operation 428 'zext' 'zext_ln215_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%filter_V_addr_7 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_6"   --->   Operation 429 'getelementptr' 'filter_V_addr_7' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_22 : Operation 430 [1/2] (3.25ns)   --->   "%lhs_6 = load i18 %featureMap_V_addr_7"   --->   Operation 430 'load' 'lhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_22 : Operation 431 [2/2] (3.25ns)   --->   "%rhs_6 = load i14 %filter_V_addr_7"   --->   Operation 431 'load' 'rhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_22 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_17 = add i18 %trunc_ln102_7, i18 1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 432 'add' 'add_ln102_17' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 433 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_18 = add i18 %add_ln102_17, i18 %add_ln102_16" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 433 'add' 'add_ln102_18' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln102_7 = zext i18 %add_ln102_18" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 434 'zext' 'zext_ln102_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%featureMap_V_addr_8 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_7"   --->   Operation 435 'getelementptr' 'featureMap_V_addr_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_22 : Operation 436 [2/2] (3.25ns)   --->   "%lhs_7 = load i18 %featureMap_V_addr_8"   --->   Operation 436 'load' 'lhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_22 : Operation 437 [1/2] (6.91ns)   --->   "%mul_ln102_9 = mul i32 %kn_8, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 437 'mul' 'mul_ln102_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln102_8 = trunc i32 %mul_ln102_9" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 438 'trunc' 'trunc_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_22 : Operation 439 [1/1] (1.65ns) (grouped into DSP with root node add_ln109)   --->   "%tmp20 = add i18 %empty_23, i18 %and99_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 439 'add' 'tmp20' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 440 [3/3] (1.05ns) (grouped into DSP with root node add_ln109)   --->   "%tmp21_cast = mul i18 %tmp20, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 440 'mul' 'tmp21_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 14> <Delay = 7.21>
ST_23 : Operation 441 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_5 = add i8 %ret_1, i8 %accum_V_4"   --->   Operation 441 'add' 'accum_V_5' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%and_ln101 = and i1 %icmp_ln99_1, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 442 'and' 'and_ln101' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%accum_V_6 = select i1 %and_ln101, i8 %accum_V_5, i8 %accum_V_4" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 443 'select' 'accum_V_6' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_7 = select i1 %icmp_ln99_1, i8 %accum_V_6, i8 %accum_V_4" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 444 'select' 'accum_V_7' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 445 [1/3] (0.00ns) (grouped into DSP with root node accum_V_8)   --->   "%ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4"   --->   Operation 445 'mul' 'ret_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 446 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_8 = add i8 %ret_2, i8 %accum_V_7"   --->   Operation 446 'add' 'accum_V_8' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 447 [2/3] (1.05ns) (grouped into DSP with root node accum_V_11)   --->   "%ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6"   --->   Operation 447 'mul' 'ret_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i4 %lhs_4"   --->   Operation 448 'sext' 'sext_ln215_8' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i4 %rhs_4"   --->   Operation 449 'sext' 'sext_ln215_9' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_23 : Operation 450 [3/3] (1.05ns) (grouped into DSP with root node accum_V_14)   --->   "%ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8"   --->   Operation 450 'mul' 'ret_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 451 [1/2] (3.25ns)   --->   "%rhs_6 = load i14 %filter_V_addr_7"   --->   Operation 451 'load' 'rhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i14 %add_ln215_14"   --->   Operation 452 'zext' 'zext_ln215_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%filter_V_addr_8 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_7"   --->   Operation 453 'getelementptr' 'filter_V_addr_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_23 : Operation 454 [1/2] (3.25ns)   --->   "%lhs_7 = load i18 %featureMap_V_addr_8"   --->   Operation 454 'load' 'lhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_23 : Operation 455 [2/2] (3.25ns)   --->   "%rhs_7 = load i14 %filter_V_addr_8"   --->   Operation 455 'load' 'rhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_23 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_19 = add i18 %trunc_ln102_8, i18 2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 456 'add' 'add_ln102_19' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 457 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_20 = add i18 %add_ln102_19, i18 %add_ln102_16" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 457 'add' 'add_ln102_20' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln102_8 = zext i18 %add_ln102_20" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 458 'zext' 'zext_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%featureMap_V_addr_9 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_8"   --->   Operation 459 'getelementptr' 'featureMap_V_addr_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_23 : Operation 460 [2/2] (3.25ns)   --->   "%lhs_8 = load i18 %featureMap_V_addr_9"   --->   Operation 460 'load' 'lhs_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_23 : Operation 461 [2/3] (1.05ns) (grouped into DSP with root node add_ln109)   --->   "%tmp21_cast = mul i18 %tmp20, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 461 'mul' 'tmp21_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 15> <Delay = 5.44>
ST_24 : Operation 462 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_8 = add i8 %ret_2, i8 %accum_V_7"   --->   Operation 462 'add' 'accum_V_8' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node accum_V_10)   --->   "%and_ln101_1 = and i1 %icmp_ln99_2, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 463 'and' 'and_ln101_1' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node accum_V_10)   --->   "%accum_V_9 = select i1 %and_ln101_1, i8 %accum_V_8, i8 %accum_V_7" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 464 'select' 'accum_V_9' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 465 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_10 = select i1 %icmp_ln99_2, i8 %accum_V_9, i8 %accum_V_7" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 465 'select' 'accum_V_10' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 466 [1/3] (0.00ns) (grouped into DSP with root node accum_V_11)   --->   "%ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6"   --->   Operation 466 'mul' 'ret_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 467 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_11 = add i8 %ret_3, i8 %accum_V_10"   --->   Operation 467 'add' 'accum_V_11' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 468 [2/3] (1.05ns) (grouped into DSP with root node accum_V_14)   --->   "%ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8"   --->   Operation 468 'mul' 'ret_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i4 %lhs_5"   --->   Operation 469 'sext' 'sext_ln215_10' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i4 %rhs_5"   --->   Operation 470 'sext' 'sext_ln215_11' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_24 : Operation 471 [3/3] (1.05ns) (grouped into DSP with root node accum_V_17)   --->   "%ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10"   --->   Operation 471 'mul' 'ret_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 472 [1/2] (3.25ns)   --->   "%rhs_7 = load i14 %filter_V_addr_8"   --->   Operation 472 'load' 'rhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i14 %add_ln215_16"   --->   Operation 473 'zext' 'zext_ln215_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%filter_V_addr_9 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_8"   --->   Operation 474 'getelementptr' 'filter_V_addr_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_24 : Operation 475 [1/2] (3.25ns)   --->   "%lhs_8 = load i18 %featureMap_V_addr_9"   --->   Operation 475 'load' 'lhs_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_24 : Operation 476 [2/2] (3.25ns)   --->   "%rhs_8 = load i14 %filter_V_addr_9"   --->   Operation 476 'load' 'rhs_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%empty_22 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 477 'read' 'empty_22' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i41 %empty_22"   --->   Operation 478 'extractvalue' 'tmp_data_V_3' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i32 %tmp_data_V_3"   --->   Operation 479 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_24 : Operation 480 [1/3] (0.00ns) (grouped into DSP with root node add_ln109)   --->   "%tmp21_cast = mul i18 %tmp20, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 480 'mul' 'tmp21_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 481 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109 = add i18 %tmp21_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 481 'add' 'add_ln109' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 16> <Delay = 5.44>
ST_25 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_11 = add i8 %ret_3, i8 %accum_V_10"   --->   Operation 482 'add' 'accum_V_11' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node accum_V_13)   --->   "%and_ln101_2 = and i1 %icmp_ln99_3, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 483 'and' 'and_ln101_2' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node accum_V_13)   --->   "%accum_V_12 = select i1 %and_ln101_2, i8 %accum_V_11, i8 %accum_V_10" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 484 'select' 'accum_V_12' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 485 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_13 = select i1 %icmp_ln99_3, i8 %accum_V_12, i8 %accum_V_10" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 485 'select' 'accum_V_13' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 486 [1/3] (0.00ns) (grouped into DSP with root node accum_V_14)   --->   "%ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8"   --->   Operation 486 'mul' 'ret_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 487 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_14 = add i8 %ret_4, i8 %accum_V_13"   --->   Operation 487 'add' 'accum_V_14' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 488 [2/3] (1.05ns) (grouped into DSP with root node accum_V_17)   --->   "%ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10"   --->   Operation 488 'mul' 'ret_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i4 %lhs_6"   --->   Operation 489 'sext' 'sext_ln215_12' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i4 %rhs_6"   --->   Operation 490 'sext' 'sext_ln215_13' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_25 : Operation 491 [3/3] (1.05ns) (grouped into DSP with root node accum_V_20)   --->   "%ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12"   --->   Operation 491 'mul' 'ret_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 492 [1/2] (3.25ns)   --->   "%rhs_8 = load i14 %filter_V_addr_9"   --->   Operation 492 'load' 'rhs_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_25 : Operation 493 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109 = add i18 %tmp21_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 493 'add' 'add_ln109' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i18 %add_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 494 'zext' 'zext_ln109' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "%featureMap_V_addr_10 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 495 'getelementptr' 'featureMap_V_addr_10' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_25 : Operation 496 [1/1] (3.25ns)   --->   "%store_ln109 = store i4 %trunc_ln69_2, i18 %featureMap_V_addr_10" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 496 'store' 'store_ln109' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln110 = br void %._crit_edge34" [../Sources/depthwise/depthwise.cpp:110]   --->   Operation 497 'br' 'br_ln110' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>

State 26 <SV = 17> <Delay = 5.44>
ST_26 : Operation 498 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_14 = add i8 %ret_4, i8 %accum_V_13"   --->   Operation 498 'add' 'accum_V_14' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node accum_V_16)   --->   "%and_ln101_3 = and i1 %icmp_ln99_4, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 499 'and' 'and_ln101_3' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node accum_V_16)   --->   "%accum_V_15 = select i1 %and_ln101_3, i8 %accum_V_14, i8 %accum_V_13" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 500 'select' 'accum_V_15' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 501 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_16 = select i1 %icmp_ln99_4, i8 %accum_V_15, i8 %accum_V_13" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 501 'select' 'accum_V_16' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 502 [1/3] (0.00ns) (grouped into DSP with root node accum_V_17)   --->   "%ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10"   --->   Operation 502 'mul' 'ret_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 503 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_17 = add i8 %ret_5, i8 %accum_V_16"   --->   Operation 503 'add' 'accum_V_17' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 504 [2/3] (1.05ns) (grouped into DSP with root node accum_V_20)   --->   "%ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12"   --->   Operation 504 'mul' 'ret_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i4 %lhs_7"   --->   Operation 505 'sext' 'sext_ln215_14' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_26 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i4 %rhs_7"   --->   Operation 506 'sext' 'sext_ln215_15' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_26 : Operation 507 [3/3] (1.05ns) (grouped into DSP with root node accum_V_23)   --->   "%ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14"   --->   Operation 507 'mul' 'ret_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 18> <Delay = 5.44>
ST_27 : Operation 508 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_17 = add i8 %ret_5, i8 %accum_V_16"   --->   Operation 508 'add' 'accum_V_17' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node accum_V_19)   --->   "%and_ln101_4 = and i1 %icmp_ln99_5, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 509 'and' 'and_ln101_4' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node accum_V_19)   --->   "%accum_V_18 = select i1 %and_ln101_4, i8 %accum_V_17, i8 %accum_V_16" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 510 'select' 'accum_V_18' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 511 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_19 = select i1 %icmp_ln99_5, i8 %accum_V_18, i8 %accum_V_16" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 511 'select' 'accum_V_19' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 512 [1/3] (0.00ns) (grouped into DSP with root node accum_V_20)   --->   "%ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12"   --->   Operation 512 'mul' 'ret_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 513 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_20 = add i8 %ret_6, i8 %accum_V_19"   --->   Operation 513 'add' 'accum_V_20' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 514 [2/3] (1.05ns) (grouped into DSP with root node accum_V_23)   --->   "%ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14"   --->   Operation 514 'mul' 'ret_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i4 %lhs_8"   --->   Operation 515 'sext' 'sext_ln215_16' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i4 %rhs_8"   --->   Operation 516 'sext' 'sext_ln215_17' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_27 : Operation 517 [3/3] (1.05ns) (grouped into DSP with root node accum_V_26)   --->   "%ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16"   --->   Operation 517 'mul' 'ret_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 19> <Delay = 5.44>
ST_28 : Operation 518 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_20 = add i8 %ret_6, i8 %accum_V_19"   --->   Operation 518 'add' 'accum_V_20' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node accum_V_22)   --->   "%and_ln101_5 = and i1 %icmp_ln99_6, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 519 'and' 'and_ln101_5' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node accum_V_22)   --->   "%accum_V_21 = select i1 %and_ln101_5, i8 %accum_V_20, i8 %accum_V_19" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 520 'select' 'accum_V_21' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 521 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_22 = select i1 %icmp_ln99_6, i8 %accum_V_21, i8 %accum_V_19" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 521 'select' 'accum_V_22' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node accum_V_23)   --->   "%ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14"   --->   Operation 522 'mul' 'ret_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 523 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_23 = add i8 %ret_7, i8 %accum_V_22"   --->   Operation 523 'add' 'accum_V_23' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 524 [2/3] (1.05ns) (grouped into DSP with root node accum_V_26)   --->   "%ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16"   --->   Operation 524 'mul' 'ret_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 20> <Delay = 5.44>
ST_29 : Operation 525 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_9" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 525 'specpipeline' 'specpipeline_ln89' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 526 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_29 : Operation 527 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 527 'specloopname' 'specloopname_ln89' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_29 : Operation 528 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_23 = add i8 %ret_7, i8 %accum_V_22"   --->   Operation 528 'add' 'accum_V_23' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node accum_V_25)   --->   "%and_ln101_6 = and i1 %icmp_ln99_7, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 529 'and' 'and_ln101_6' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node accum_V_25)   --->   "%accum_V_24 = select i1 %and_ln101_6, i8 %accum_V_23, i8 %accum_V_22" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 530 'select' 'accum_V_24' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 531 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_25 = select i1 %icmp_ln99_7, i8 %accum_V_24, i8 %accum_V_22" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 531 'select' 'accum_V_25' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 532 [1/1] (1.70ns)   --->   "%store_ln99 = store i8 %accum_V_25, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 532 'store' 'store_ln99' <Predicate = (icmp_ln86 & !icmp_ln99_8)> <Delay = 1.70>
ST_29 : Operation 533 [1/3] (0.00ns) (grouped into DSP with root node accum_V_26)   --->   "%ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16"   --->   Operation 533 'mul' 'ret_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_26 = add i8 %ret_8, i8 %accum_V_25"   --->   Operation 534 'add' 'accum_V_26' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 21> <Delay = 6.30>
ST_30 : Operation 535 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_26 = add i8 %ret_8, i8 %accum_V_25"   --->   Operation 535 'add' 'accum_V_26' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 536 [1/1] (1.24ns)   --->   "%accum_V_27 = select i1 %icmp_ln100, i8 %accum_V_26, i8 %accum_V_25" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 536 'select' 'accum_V_27' <Predicate = (icmp_ln99_8)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 537 [1/1] (1.70ns)   --->   "%store_ln105 = store i8 %accum_V_27, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 537 'store' 'store_ln105' <Predicate = (icmp_ln99_8 & !icmp_ln105)> <Delay = 1.70>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln105 = br void %._crit_edge33" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 538 'br' 'br_ln105' <Predicate = (icmp_ln99_8 & !icmp_ln105)> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (1.70ns)   --->   "%store_ln112 = store i8 %accum_V_27, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 539 'store' 'store_ln112' <Predicate = (icmp_ln99_8 & icmp_ln105 & !icmp_ln100)> <Delay = 1.70>
ST_30 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln112 = br void %._crit_edge33" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 540 'br' 'br_ln112' <Predicate = (icmp_ln99_8 & icmp_ln105 & !icmp_ln100)> <Delay = 0.00>
ST_30 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node accum_V_29)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %accum_V_27, i32 7"   --->   Operation 541 'bitselect' 'tmp_4' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node accum_V_29)   --->   "%and_ln113 = and i1 %tmp_4, i1 %relu_read" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 542 'and' 'and_ln113' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 543 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_29 = select i1 %and_ln113, i8 0, i8 %accum_V_27" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 543 'select' 'accum_V_29' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i8 %accum_V_29"   --->   Operation 544 'sext' 'sext_ln69' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00>
ST_30 : Operation 545 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 545 'write' 'write_ln304' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 546 [1/1] (1.70ns)   --->   "%store_ln119 = store i8 %accum_V_29, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 546 'store' 'store_ln119' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 1.70>

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 547 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 547 'write' 'write_ln304' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge33" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 548 'br' 'br_ln119' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00>

State 32 <SV = 10> <Delay = 2.55>
ST_32 : Operation 549 [1/1] (2.55ns)   --->   "%x_6 = add i32 %x_5, i32 1" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 549 'add' 'x_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 550 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.67ns
The critical path consists of the following:
	wire read on port 'kernelN' [18]  (0 ns)
	'add' operation ('bound4') [51]  (2.67 ns)

 <State 2>: 4.85ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../Sources/depthwise/depthwise.cpp:49) with incoming values : ('select_ln49_3', ../Sources/depthwise/depthwise.cpp:49) [57]  (0 ns)
	'icmp' operation ('icmp_ln49', ../Sources/depthwise/depthwise.cpp:49) [70]  (1.3 ns)
	'select' operation ('select_ln47', ../Sources/depthwise/depthwise.cpp:47) [71]  (0.993 ns)
	'add' operation ('add_ln49', ../Sources/depthwise/depthwise.cpp:49) [82]  (1.56 ns)
	'select' operation ('select_ln49_1', ../Sources/depthwise/depthwise.cpp:49) [86]  (0.993 ns)

 <State 3>: 5.31ns
The critical path consists of the following:
	'sub' operation ('sub_ln54', ../Sources/depthwise/depthwise.cpp:54) [76]  (2.63 ns)
	'add' operation ('add_ln54', ../Sources/depthwise/depthwise.cpp:54) [88]  (2.67 ns)

 <State 4>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln54_1', ../Sources/depthwise/depthwise.cpp:54) [92]  (0 ns)
	'add' operation ('add_ln54_1', ../Sources/depthwise/depthwise.cpp:54) [98]  (3.84 ns)
	'getelementptr' operation ('filter_V_addr', ../Sources/depthwise/depthwise.cpp:54) [100]  (0 ns)
	'store' operation ('store_ln54', ../Sources/depthwise/depthwise.cpp:54) of variable 'trunc_ln69' on array 'filter.V', ../Sources/depthwise/depthwise.cpp:32 [112]  (3.25 ns)

 <State 5>: 2.55ns
The critical path consists of the following:
	'add' operation ('sub') [120]  (2.55 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102', ../Sources/depthwise/depthwise.cpp:102) [187]  (6.91 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:62) [135]  (0 ns)
	'icmp' operation ('icmp_ln62', ../Sources/depthwise/depthwise.cpp:62) [136]  (2.47 ns)

 <State 8>: 4.06ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:62) [144]  (0 ns)
	'icmp' operation ('icmp_ln67', ../Sources/depthwise/depthwise.cpp:67) [155]  (2.47 ns)
	multiplexor before 'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:62) [170]  (1.59 ns)
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:62) [170]  (0 ns)

 <State 9>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[164] ('tmp19_cast', ../Sources/depthwise/depthwise.cpp:67) [163]  (1.05 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[164] ('tmp19_cast', ../Sources/depthwise/depthwise.cpp:67) [163]  (0 ns)
	'add' operation of DSP[164] ('add_ln70', ../Sources/depthwise/depthwise.cpp:70) [164]  (2.1 ns)

 <State 11>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[164] ('add_ln70', ../Sources/depthwise/depthwise.cpp:70) [164]  (2.1 ns)
	'getelementptr' operation ('featureMap_V_addr', ../Sources/depthwise/depthwise.cpp:70) [166]  (0 ns)
	'store' operation ('store_ln70', ../Sources/depthwise/depthwise.cpp:70) of variable 'trunc_ln69_1' on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [167]  (3.25 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'add' operation ('x', ../Sources/depthwise/depthwise.cpp:62) [173]  (2.55 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102', ../Sources/depthwise/depthwise.cpp:102) [187]  (6.91 ns)

 <State 14>: 7.16ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y') [190]  (0 ns)
	'add' operation ('y_4_cast', ../Sources/depthwise/depthwise.cpp:80) [205]  (1.56 ns)
	'mul' operation ('mul75_1_cast', ../Sources/depthwise/depthwise.cpp:80) [207]  (5.59 ns)

 <State 15>: 2.45ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:83) [213]  (0 ns)
	'icmp' operation ('icmp_ln83', ../Sources/depthwise/depthwise.cpp:83) [215]  (2.45 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'phi' operation ('kn') with incoming values : ('add_ln126', ../Sources/depthwise/depthwise.cpp:126) [223]  (0 ns)
	'icmp' operation ('icmp_ln99', ../Sources/depthwise/depthwise.cpp:99) [232]  (2.47 ns)
	'select' operation ('kn', ../Sources/depthwise/depthwise.cpp:99) [256]  (0.698 ns)
	'add' operation ('add_ln215_1') [267]  (0 ns)
	'add' operation ('add_ln215_2') [268]  (3.84 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln99_2', ../Sources/depthwise/depthwise.cpp:99) [282]  (2.47 ns)
	'select' operation ('kn', ../Sources/depthwise/depthwise.cpp:99) [305]  (0.698 ns)
	'add' operation ('add_ln215_5') [315]  (0 ns)
	'add' operation ('add_ln215_6') [316]  (3.84 ns)

 <State 18>: 7.22ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../Sources/depthwise/depthwise.cpp:122) ('x', ../Sources/depthwise/depthwise.cpp:83) [222]  (0 ns)
	'add' operation ('add_ln102_1', ../Sources/depthwise/depthwise.cpp:102) [238]  (3.96 ns)
	'getelementptr' operation ('featureMap_V_addr_1') [246]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [247]  (3.25 ns)

 <State 19>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln102_3', ../Sources/depthwise/depthwise.cpp:102) [261]  (0 ns)
	'add' operation ('add_ln102_4', ../Sources/depthwise/depthwise.cpp:102) [262]  (3.96 ns)
	'getelementptr' operation ('featureMap_V_addr_2') [271]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [272]  (3.25 ns)

 <State 20>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln102_7', ../Sources/depthwise/depthwise.cpp:102) [309]  (0 ns)
	'add' operation ('add_ln102_8', ../Sources/depthwise/depthwise.cpp:102) [310]  (3.96 ns)
	'getelementptr' operation ('featureMap_V_addr_4') [319]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [320]  (3.25 ns)

 <State 21>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln102_12', ../Sources/depthwise/depthwise.cpp:102) [358]  (0 ns)
	'add' operation ('add_ln102_13', ../Sources/depthwise/depthwise.cpp:102) [359]  (3.96 ns)
	'getelementptr' operation ('featureMap_V_addr_6') [368]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [369]  (3.25 ns)

 <State 22>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln102_17', ../Sources/depthwise/depthwise.cpp:102) [407]  (0 ns)
	'add' operation ('add_ln102_18', ../Sources/depthwise/depthwise.cpp:102) [408]  (3.96 ns)
	'getelementptr' operation ('featureMap_V_addr_8') [417]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [418]  (3.25 ns)

 <State 23>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln102_19', ../Sources/depthwise/depthwise.cpp:102) [436]  (0 ns)
	'add' operation ('add_ln102_20', ../Sources/depthwise/depthwise.cpp:102) [437]  (3.96 ns)
	'getelementptr' operation ('featureMap_V_addr_9') [446]  (0 ns)
	'load' operation ('lhs') on array 'featureMap.V', ../Sources/depthwise/depthwise.cpp:34 [447]  (3.25 ns)

 <State 24>: 5.45ns
The critical path consists of the following:
	'add' operation of DSP[301] ('accum.V') [301]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [303]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:99) [304]  (1.25 ns)
	'add' operation of DSP[325] ('accum.V') [325]  (2.1 ns)

 <State 25>: 5.45ns
The critical path consists of the following:
	'add' operation of DSP[325] ('accum.V') [325]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [327]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:99) [328]  (1.25 ns)
	'add' operation of DSP[350] ('accum.V') [350]  (2.1 ns)

 <State 26>: 5.45ns
The critical path consists of the following:
	'add' operation of DSP[350] ('accum.V') [350]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [352]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:99) [353]  (1.25 ns)
	'add' operation of DSP[374] ('accum.V') [374]  (2.1 ns)

 <State 27>: 5.45ns
The critical path consists of the following:
	'add' operation of DSP[374] ('accum.V') [374]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [376]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:99) [377]  (1.25 ns)
	'add' operation of DSP[398] ('accum.V') [398]  (2.1 ns)

 <State 28>: 5.45ns
The critical path consists of the following:
	'add' operation of DSP[398] ('accum.V') [398]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [400]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:99) [401]  (1.25 ns)
	'add' operation of DSP[423] ('accum.V') [423]  (2.1 ns)

 <State 29>: 5.45ns
The critical path consists of the following:
	'add' operation of DSP[423] ('accum.V') [423]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [425]  (0 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:99) [426]  (1.25 ns)
	'add' operation of DSP[452] ('accum.V') [452]  (2.1 ns)

 <State 30>: 6.3ns
The critical path consists of the following:
	'add' operation of DSP[452] ('accum.V') [452]  (2.1 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:101) [453]  (1.25 ns)
	'select' operation ('accum.V', ../Sources/depthwise/depthwise.cpp:113) [482]  (1.25 ns)
	'store' operation ('store_ln119', ../Sources/depthwise/depthwise.cpp:119) of variable 'accum.V', ../Sources/depthwise/depthwise.cpp:113 on local variable 'accum.V' [485]  (1.71 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 2.55ns
The critical path consists of the following:
	'add' operation ('x', ../Sources/depthwise/depthwise.cpp:83) [498]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
