\hypertarget{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields}{}\section{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+:\+:\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields Struct Reference}
\label{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields}\index{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_a4d75b764dacea45017ed95b28177365e}{valid}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_abf6e9d652997fa21fdaf08b8f6f87d97}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_aaa0d3992bd47585db4d472f0858489db}{tag}\+: 14
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_ad0545656dea6ba04fd4ef14aad083261}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 13
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_abf6e9d652997fa21fdaf08b8f6f87d97}{}\label{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_abf6e9d652997fa21fdaf08b8f6f87d97}
\mbox{[}4\+:1\mbox{]} \index{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_ad0545656dea6ba04fd4ef14aad083261}{}\label{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_ad0545656dea6ba04fd4ef14aad083261}
\mbox{[}31\+:19\mbox{]} \index{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}!tag@{tag}}
\index{tag@{tag}!\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{tag}{tag}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields\+::tag}\hypertarget{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_aaa0d3992bd47585db4d472f0858489db}{}\label{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_aaa0d3992bd47585db4d472f0858489db}
\mbox{[}18\+:5\mbox{]} 14-\/bit tag for cache entry \index{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}!valid@{valid}}
\index{valid@{valid}!\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{valid}{valid}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+::\+\_\+hw\+\_\+fmc\+\_\+tagvdw0sn\+\_\+bitfields\+::valid}\hypertarget{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_a4d75b764dacea45017ed95b28177365e}{}\label{struct__hw__fmc__tagvdw0sn_1_1__hw__fmc__tagvdw0sn__bitfields_a4d75b764dacea45017ed95b28177365e}
\mbox{[}0\mbox{]} 1-\/bit valid for cache entry 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fmc.\+h\end{DoxyCompactItemize}
