
L432KC_MPU6050_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbb8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa8  0800bd48  0800bd48  0001bd48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7f0  0800c7f0  00020270  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7f0  0800c7f0  0001c7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7f8  0800c7f8  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7f8  0800c7f8  0001c7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7fc  0800c7fc  0001c7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  0800c800  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f0  20000270  0800ca70  00020270  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000a60  0800ca70  00020a60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018ac6  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000318a  00000000  00000000  00038d66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001578  00000000  00000000  0003bef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001430  00000000  00000000  0003d468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000231e5  00000000  00000000  0003e898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000194b5  00000000  00000000  00061a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf893  00000000  00000000  0007af32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014a7c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071e4  00000000  00000000  0014a818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd30 	.word	0x0800bd30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	0800bd30 	.word	0x0800bd30

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <Wifi_SendRaw>:
#include "ESP8266.h"
#include "ESP8266Config.h"
//#########################################################################################################
bool Wifi_SendRaw(uint8_t *data,uint16_t len)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	807b      	strh	r3, [r7, #2]
	if(len <= _WIFI_TX_SIZE)
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800100a:	d813      	bhi.n	8001034 <Wifi_SendRaw+0x3c>
	{
		// Send the information in data through the UART of the ESP8266
		memcpy(Wifi.TxBuffer,data,len);
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	461a      	mov	r2, r3
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	480b      	ldr	r0, [pc, #44]	; (8001040 <Wifi_SendRaw+0x48>)
 8001014:	f005 fea8 	bl	8006d68 <memcpy>
		if(HAL_UART_Transmit(&_WIFI_USART,data,len,HAL_MAX_DELAY) == HAL_OK)
 8001018:	887a      	ldrh	r2, [r7, #2]
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4808      	ldr	r0, [pc, #32]	; (8001044 <Wifi_SendRaw+0x4c>)
 8001022:	f004 fbd7 	bl	80057d4 <HAL_UART_Transmit>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d101      	bne.n	8001030 <Wifi_SendRaw+0x38>
			return true;
 800102c:	2301      	movs	r3, #1
 800102e:	e002      	b.n	8001036 <Wifi_SendRaw+0x3e>
		else
			return false;
 8001030:	2300      	movs	r3, #0
 8001032:	e000      	b.n	8001036 <Wifi_SendRaw+0x3e>
	}
	else
		return false;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000691 	.word	0x20000691
 8001044:	2000032c 	.word	0x2000032c

08001048 <Wifi_SendString>:
//#########################################################################################################
bool Wifi_SendString(char *data)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	return Wifi_SendRaw((uint8_t*)data,strlen(data));
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff f8bd 	bl	80001d0 <strlen>
 8001056:	4603      	mov	r3, r0
 8001058:	b29b      	uxth	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ffcb 	bl	8000ff8 <Wifi_SendRaw>
 8001062:	4603      	mov	r3, r0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <Wifi_WaitForString>:
	DWT_Delay_us(DelayUs);
	return true;
}
//#########################################################################################################
bool Wifi_WaitForString(uint32_t TimeOut_ms,uint8_t *result,uint8_t CountOfParameter,...)
{
 800106c:	b40c      	push	{r2, r3}
 800106e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001072:	b089      	sub	sp, #36	; 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
 800107a:	466b      	mov	r3, sp
 800107c:	461e      	mov	r6, r3
	 *
	 * If the ESP8266 return a AT+OK after the last command, the function is going to
	 * return a true value and the result number would be 1.
	 */

	if(result == NULL)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d101      	bne.n	8001088 <Wifi_WaitForString+0x1c>
		return false;
 8001084:	2300      	movs	r3, #0
 8001086:	e075      	b.n	8001174 <Wifi_WaitForString+0x108>
	if(CountOfParameter == 0)
 8001088:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800108c:	2b00      	cmp	r3, #0
 800108e:	d101      	bne.n	8001094 <Wifi_WaitForString+0x28>
		return false;
 8001090:	2300      	movs	r3, #0
 8001092:	e06f      	b.n	8001174 <Wifi_WaitForString+0x108>

	*result=0;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2200      	movs	r2, #0
 8001098:	701a      	strb	r2, [r3, #0]

	va_list tag;
		va_start (tag,CountOfParameter);
 800109a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800109e:	60bb      	str	r3, [r7, #8]
		char *arg[CountOfParameter];
 80010a0:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 80010a4:	460b      	mov	r3, r1
 80010a6:	3b01      	subs	r3, #1
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	b2cb      	uxtb	r3, r1
 80010ac:	2200      	movs	r2, #0
 80010ae:	4698      	mov	r8, r3
 80010b0:	4691      	mov	r9, r2
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	f04f 0300 	mov.w	r3, #0
 80010ba:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80010be:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80010c2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80010c6:	b2cb      	uxtb	r3, r1
 80010c8:	2200      	movs	r2, #0
 80010ca:	461c      	mov	r4, r3
 80010cc:	4615      	mov	r5, r2
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	016b      	lsls	r3, r5, #5
 80010d8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80010dc:	0162      	lsls	r2, r4, #5
 80010de:	460b      	mov	r3, r1
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	3307      	adds	r3, #7
 80010e4:	08db      	lsrs	r3, r3, #3
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	ebad 0d03 	sub.w	sp, sp, r3
 80010ec:	466b      	mov	r3, sp
 80010ee:	3303      	adds	r3, #3
 80010f0:	089b      	lsrs	r3, r3, #2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	60fb      	str	r3, [r7, #12]
		for(uint8_t i=0; i<CountOfParameter ; i++)
 80010f6:	2300      	movs	r3, #0
 80010f8:	75fb      	strb	r3, [r7, #23]
 80010fa:	e00a      	b.n	8001112 <Wifi_WaitForString+0xa6>
			arg[i] = va_arg (tag, char *);
 80010fc:	7dfa      	ldrb	r2, [r7, #23]
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	1d19      	adds	r1, r3, #4
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	6819      	ldr	r1, [r3, #0]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(uint8_t i=0; i<CountOfParameter ; i++)
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	3301      	adds	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
 8001112:	7dfa      	ldrb	r2, [r7, #23]
 8001114:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001118:	429a      	cmp	r2, r3
 800111a:	d3ef      	bcc.n	80010fc <Wifi_WaitForString+0x90>
	va_end (tag);

	for(uint32_t t=0 ; t<TimeOut_ms ; t+=20)
 800111c:	2300      	movs	r3, #0
 800111e:	61bb      	str	r3, [r7, #24]
 8001120:	e023      	b.n	800116a <Wifi_WaitForString+0xfe>
	{
		DWT_Delay_us(20000);
 8001122:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001126:	f000 fadb 	bl	80016e0 <DWT_Delay_us>
		for(uint8_t	mx=0 ; mx<CountOfParameter ; mx++)
 800112a:	2300      	movs	r3, #0
 800112c:	77fb      	strb	r3, [r7, #31]
 800112e:	e014      	b.n	800115a <Wifi_WaitForString+0xee>
		{
			if(strstr((char*)Wifi.RxBuffer,arg[mx])!=NULL)
 8001130:	7ffa      	ldrb	r2, [r7, #31]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001138:	4619      	mov	r1, r3
 800113a:	4812      	ldr	r0, [pc, #72]	; (8001184 <Wifi_WaitForString+0x118>)
 800113c:	f006 fd0d 	bl	8007b5a <strstr>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d006      	beq.n	8001154 <Wifi_WaitForString+0xe8>
			{
				*result = mx+1;
 8001146:	7ffb      	ldrb	r3, [r7, #31]
 8001148:	3301      	adds	r3, #1
 800114a:	b2da      	uxtb	r2, r3
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	701a      	strb	r2, [r3, #0]
				return true;
 8001150:	2301      	movs	r3, #1
 8001152:	e00f      	b.n	8001174 <Wifi_WaitForString+0x108>
		for(uint8_t	mx=0 ; mx<CountOfParameter ; mx++)
 8001154:	7ffb      	ldrb	r3, [r7, #31]
 8001156:	3301      	adds	r3, #1
 8001158:	77fb      	strb	r3, [r7, #31]
 800115a:	7ffa      	ldrb	r2, [r7, #31]
 800115c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001160:	429a      	cmp	r2, r3
 8001162:	d3e5      	bcc.n	8001130 <Wifi_WaitForString+0xc4>
	for(uint32_t t=0 ; t<TimeOut_ms ; t+=20)
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	3314      	adds	r3, #20
 8001168:	61bb      	str	r3, [r7, #24]
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	429a      	cmp	r2, r3
 8001170:	d3d7      	bcc.n	8001122 <Wifi_WaitForString+0xb6>
			}
		}
	}
	// timeout
	return false;
 8001172:	2300      	movs	r3, #0
 8001174:	46b5      	mov	sp, r6

}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	; 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001180:	b002      	add	sp, #8
 8001182:	4770      	bx	lr
 8001184:	20000491 	.word	0x20000491

08001188 <Wifi_RxClear>:
  }
  *dst = '\0';
}
//#########################################################################################################
void Wifi_RxClear(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	memset(Wifi.RxBuffer,0,_WIFI_RX_SIZE);
 800118c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001190:	2100      	movs	r1, #0
 8001192:	4807      	ldr	r0, [pc, #28]	; (80011b0 <Wifi_RxClear+0x28>)
 8001194:	f005 fdf6 	bl	8006d84 <memset>
	Wifi.RxIndex=0;
 8001198:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <Wifi_RxClear+0x2c>)
 800119a:	2200      	movs	r2, #0
 800119c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 80011a0:	2201      	movs	r2, #1
 80011a2:	4904      	ldr	r1, [pc, #16]	; (80011b4 <Wifi_RxClear+0x2c>)
 80011a4:	4804      	ldr	r0, [pc, #16]	; (80011b8 <Wifi_RxClear+0x30>)
 80011a6:	f004 fba9 	bl	80058fc <HAL_UART_Receive_IT>
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000491 	.word	0x20000491
 80011b4:	20000490 	.word	0x20000490
 80011b8:	2000032c 	.word	0x2000032c

080011bc <Wifi_TxClear>:
//#########################################################################################################
void Wifi_TxClear(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	memset(Wifi.TxBuffer,0,_WIFI_TX_SIZE);
 80011c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c4:	2100      	movs	r1, #0
 80011c6:	4802      	ldr	r0, [pc, #8]	; (80011d0 <Wifi_TxClear+0x14>)
 80011c8:	f005 fddc 	bl	8006d84 <memset>
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000691 	.word	0x20000691

080011d4 <Wifi_RxCallBack>:
//#########################################################################################################
void Wifi_RxCallBack(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	Wifi.RxBuffer[Wifi.RxIndex] = Wifi.usartBuff;
 80011d8:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011da:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80011de:	4619      	mov	r1, r3
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011e2:	781a      	ldrb	r2, [r3, #0]
 80011e4:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011e6:	440b      	add	r3, r1
 80011e8:	705a      	strb	r2, [r3, #1]
	if(Wifi.RxIndex < _WIFI_RX_SIZE)
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011ec:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80011f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011f4:	d207      	bcs.n	8001206 <Wifi_RxCallBack+0x32>
	  Wifi.RxIndex++;
 80011f6:	4b07      	ldr	r3, [pc, #28]	; (8001214 <Wifi_RxCallBack+0x40>)
 80011f8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80011fc:	3301      	adds	r3, #1
 80011fe:	b29a      	uxth	r2, r3
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <Wifi_RxCallBack+0x40>)
 8001202:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 8001206:	2201      	movs	r2, #1
 8001208:	4902      	ldr	r1, [pc, #8]	; (8001214 <Wifi_RxCallBack+0x40>)
 800120a:	4803      	ldr	r0, [pc, #12]	; (8001218 <Wifi_RxCallBack+0x44>)
 800120c:	f004 fb76 	bl	80058fc <HAL_UART_Receive_IT>
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000490 	.word	0x20000490
 8001218:	2000032c 	.word	0x2000032c

0800121c <Wifi_Init>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool Wifi_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af02      	add	r7, sp, #8
	uint8_t result;
	bool returnVal=false;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
	// Clean the variables and start the interruption to work with the UART
	do
	{
		Wifi_RxClear();
 8001226:	f7ff ffaf 	bl	8001188 <Wifi_RxClear>

		if(Wifi_SendString("AT\r\n")==false)
 800122a:	4815      	ldr	r0, [pc, #84]	; (8001280 <Wifi_Init+0x64>)
 800122c:	f7ff ff0c 	bl	8001048 <Wifi_SendString>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d01a      	beq.n	800126c <Wifi_Init+0x50>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 8001236:	1db9      	adds	r1, r7, #6
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <Wifi_Init+0x68>)
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <Wifi_Init+0x6c>)
 800123e:	2202      	movs	r2, #2
 8001240:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001244:	f7ff ff12 	bl	800106c <Wifi_WaitForString>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d010      	beq.n	8001270 <Wifi_Init+0x54>
			break;
		if(result==2)
 800124e:	79bb      	ldrb	r3, [r7, #6]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d00f      	beq.n	8001274 <Wifi_Init+0x58>
			break;
		returnVal = true;
 8001254:	2301      	movs	r3, #1
 8001256:	71fb      	strb	r3, [r7, #7]
		Wifi_RxClear();
 8001258:	f7ff ff96 	bl	8001188 <Wifi_RxClear>
		Wifi_TxClear();
 800125c:	f7ff ffae 	bl	80011bc <Wifi_TxClear>
		HAL_UART_Receive_IT(&_WIFI_USART,&Wifi.usartBuff,1);
 8001260:	2201      	movs	r2, #1
 8001262:	490a      	ldr	r1, [pc, #40]	; (800128c <Wifi_Init+0x70>)
 8001264:	480a      	ldr	r0, [pc, #40]	; (8001290 <Wifi_Init+0x74>)
 8001266:	f004 fb49 	bl	80058fc <HAL_UART_Receive_IT>
 800126a:	e004      	b.n	8001276 <Wifi_Init+0x5a>
			break;
 800126c:	bf00      	nop
 800126e:	e002      	b.n	8001276 <Wifi_Init+0x5a>
			break;
 8001270:	bf00      	nop
 8001272:	e000      	b.n	8001276 <Wifi_Init+0x5a>
			break;
 8001274:	bf00      	nop
	}while(0);
	return returnVal;
 8001276:	79fb      	ldrb	r3, [r7, #7]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	0800bd48 	.word	0x0800bd48
 8001284:	0800bd54 	.word	0x0800bd54
 8001288:	0800bd50 	.word	0x0800bd50
 800128c:	20000490 	.word	0x20000490
 8001290:	2000032c 	.word	0x2000032c

08001294 <Wifi_Restart>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool	Wifi_Restart(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af02      	add	r7, sp, #8
	// Make a restart of the ESP8266 using the AT Commands

	uint8_t result;
	bool	returnVal=false;
 800129a:	2300      	movs	r3, #0
 800129c:	71fb      	strb	r3, [r7, #7]
	do
	{
		Wifi_RxClear();
 800129e:	f7ff ff73 	bl	8001188 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+RST\r\n");
 80012a2:	4913      	ldr	r1, [pc, #76]	; (80012f0 <Wifi_Restart+0x5c>)
 80012a4:	4813      	ldr	r0, [pc, #76]	; (80012f4 <Wifi_Restart+0x60>)
 80012a6:	f006 fbf5 	bl	8007a94 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80012aa:	4812      	ldr	r0, [pc, #72]	; (80012f4 <Wifi_Restart+0x60>)
 80012ac:	f7ff fecc 	bl	8001048 <Wifi_SendString>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d011      	beq.n	80012da <Wifi_Restart+0x46>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 80012b6:	1db9      	adds	r1, r7, #6
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <Wifi_Restart+0x64>)
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <Wifi_Restart+0x68>)
 80012be:	2202      	movs	r2, #2
 80012c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012c4:	f7ff fed2 	bl	800106c <Wifi_WaitForString>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d007      	beq.n	80012de <Wifi_Restart+0x4a>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 80012ce:	79bb      	ldrb	r3, [r7, #6]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d006      	beq.n	80012e2 <Wifi_Restart+0x4e>
			break;
		returnVal=true;
 80012d4:	2301      	movs	r3, #1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	e004      	b.n	80012e4 <Wifi_Restart+0x50>
			break;
 80012da:	bf00      	nop
 80012dc:	e002      	b.n	80012e4 <Wifi_Restart+0x50>
			break;			// The timeout was completed and the string was not there
 80012de:	bf00      	nop
 80012e0:	e000      	b.n	80012e4 <Wifi_Restart+0x50>
			break;
 80012e2:	bf00      	nop
	}while(0);
	return returnVal;
 80012e4:	79fb      	ldrb	r3, [r7, #7]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	0800bd5c 	.word	0x0800bd5c
 80012f4:	20000691 	.word	0x20000691
 80012f8:	0800bd54 	.word	0x0800bd54
 80012fc:	0800bd50 	.word	0x0800bd50

08001300 <Wifi_SetMode>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool	Wifi_SetMode(WifiMode_t	WifiMode_)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af02      	add	r7, sp, #8
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	bool	returnVal=false;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 800130e:	f7ff ff3b 	bl	8001188 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+CWMODE_CUR=%d\r\n",WifiMode_);
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	461a      	mov	r2, r3
 8001316:	4915      	ldr	r1, [pc, #84]	; (800136c <Wifi_SetMode+0x6c>)
 8001318:	4815      	ldr	r0, [pc, #84]	; (8001370 <Wifi_SetMode+0x70>)
 800131a:	f006 fbbb 	bl	8007a94 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 800131e:	4814      	ldr	r0, [pc, #80]	; (8001370 <Wifi_SetMode+0x70>)
 8001320:	f7ff fe92 	bl	8001048 <Wifi_SendString>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d016      	beq.n	8001358 <Wifi_SetMode+0x58>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 800132a:	f107 010e 	add.w	r1, r7, #14
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <Wifi_SetMode+0x74>)
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	4b11      	ldr	r3, [pc, #68]	; (8001378 <Wifi_SetMode+0x78>)
 8001334:	2202      	movs	r2, #2
 8001336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800133a:	f7ff fe97 	bl	800106c <Wifi_WaitForString>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d00b      	beq.n	800135c <Wifi_SetMode+0x5c>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	2b02      	cmp	r3, #2
 8001348:	d00a      	beq.n	8001360 <Wifi_SetMode+0x60>
			break;
		Wifi.Mode = WifiMode_;
 800134a:	4a0c      	ldr	r2, [pc, #48]	; (800137c <Wifi_SetMode+0x7c>)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	f882 3405 	strb.w	r3, [r2, #1029]	; 0x405
		returnVal=true;
 8001352:	2301      	movs	r3, #1
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	e004      	b.n	8001362 <Wifi_SetMode+0x62>
			break;
 8001358:	bf00      	nop
 800135a:	e002      	b.n	8001362 <Wifi_SetMode+0x62>
			break;			// The timeout was completed and the string was not there
 800135c:	bf00      	nop
 800135e:	e000      	b.n	8001362 <Wifi_SetMode+0x62>
			break;
 8001360:	bf00      	nop
	}while(0);
	return returnVal;
 8001362:	7bfb      	ldrb	r3, [r7, #15]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	0800bda8 	.word	0x0800bda8
 8001370:	20000691 	.word	0x20000691
 8001374:	0800bd54 	.word	0x0800bd54
 8001378:	0800bd50 	.word	0x0800bd50
 800137c:	20000490 	.word	0x20000490

08001380 <Wifi_Station_ConnectToAp>:
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
//#########################################################################################################
bool	Wifi_Station_ConnectToAp(char *SSID,char *Pass,char *MAC)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
	uint8_t result;
	bool	returnVal=false;
 800138c:	2300      	movs	r3, #0
 800138e:	75fb      	strb	r3, [r7, #23]
	do
	{
		/*
		 * It connects to a WiFi network who has all the parameters correctly
		 */
		Wifi_RxClear();
 8001390:	f7ff fefa 	bl	8001188 <Wifi_RxClear>
		if(MAC==NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d106      	bne.n	80013a8 <Wifi_Station_ConnectToAp+0x28>
			sprintf((char*)Wifi.TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\"\r\n",SSID,Pass);
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	4919      	ldr	r1, [pc, #100]	; (8001404 <Wifi_Station_ConnectToAp+0x84>)
 80013a0:	4819      	ldr	r0, [pc, #100]	; (8001408 <Wifi_Station_ConnectToAp+0x88>)
 80013a2:	f006 fb77 	bl	8007a94 <siprintf>
 80013a6:	e007      	b.n	80013b8 <Wifi_Station_ConnectToAp+0x38>
		else
			sprintf((char*)Wifi.TxBuffer,"AT+CWJAP_CUR=\"%s\",\"%s\",\"%s\"\r\n",SSID,Pass,MAC);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	4916      	ldr	r1, [pc, #88]	; (800140c <Wifi_Station_ConnectToAp+0x8c>)
 80013b2:	4815      	ldr	r0, [pc, #84]	; (8001408 <Wifi_Station_ConnectToAp+0x88>)
 80013b4:	f006 fb6e 	bl	8007a94 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80013b8:	4813      	ldr	r0, [pc, #76]	; (8001408 <Wifi_Station_ConnectToAp+0x88>)
 80013ba:	f7ff fe45 	bl	8001048 <Wifi_SendString>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d014      	beq.n	80013ee <Wifi_Station_ConnectToAp+0x6e>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH,&result,3,"\r\nOK\r\n","\r\nERROR\r\n","\r\nFAIL\r\n")==false)
 80013c4:	f107 0116 	add.w	r1, r7, #22
 80013c8:	4b11      	ldr	r3, [pc, #68]	; (8001410 <Wifi_Station_ConnectToAp+0x90>)
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <Wifi_Station_ConnectToAp+0x94>)
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <Wifi_Station_ConnectToAp+0x98>)
 80013d2:	2203      	movs	r2, #3
 80013d4:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80013d8:	f7ff fe48 	bl	800106c <Wifi_WaitForString>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d007      	beq.n	80013f2 <Wifi_Station_ConnectToAp+0x72>
			break;
		if(result > 1)		// If the result is higher to 1 is because there were an error
 80013e2:	7dbb      	ldrb	r3, [r7, #22]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d806      	bhi.n	80013f6 <Wifi_Station_ConnectToAp+0x76>
			break;			// in the communication
		returnVal=true;
 80013e8:	2301      	movs	r3, #1
 80013ea:	75fb      	strb	r3, [r7, #23]
 80013ec:	e004      	b.n	80013f8 <Wifi_Station_ConnectToAp+0x78>
			break;
 80013ee:	bf00      	nop
 80013f0:	e002      	b.n	80013f8 <Wifi_Station_ConnectToAp+0x78>
			break;
 80013f2:	bf00      	nop
 80013f4:	e000      	b.n	80013f8 <Wifi_Station_ConnectToAp+0x78>
			break;			// in the communication
 80013f6:	bf00      	nop
	}while(0);
	return returnVal;
 80013f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3718      	adds	r7, #24
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	0800be20 	.word	0x0800be20
 8001408:	20000691 	.word	0x20000691
 800140c:	0800be3c 	.word	0x0800be3c
 8001410:	0800be64 	.word	0x0800be64
 8001414:	0800be70 	.word	0x0800be70
 8001418:	0800be5c 	.word	0x0800be5c

0800141c <Wifi_TcpIp_SetMultiConnection>:
	}while(0);
	return returnVal;
}
//#########################################################################################################
bool  Wifi_TcpIp_SetMultiConnection(bool EnableMultiConnections)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af02      	add	r7, sp, #8
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	bool	returnVal=false;
 8001426:	2300      	movs	r3, #0
 8001428:	73fb      	strb	r3, [r7, #15]
	do
	{
		// Enable or Disable the multiconnection possibility
		Wifi_RxClear();
 800142a:	f7ff fead 	bl	8001188 <Wifi_RxClear>
		sprintf((char*)Wifi.TxBuffer,"AT+CIPMUX=%d\r\n",EnableMultiConnections);
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	461a      	mov	r2, r3
 8001432:	4915      	ldr	r1, [pc, #84]	; (8001488 <Wifi_TcpIp_SetMultiConnection+0x6c>)
 8001434:	4815      	ldr	r0, [pc, #84]	; (800148c <Wifi_TcpIp_SetMultiConnection+0x70>)
 8001436:	f006 fb2d 	bl	8007a94 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 800143a:	4814      	ldr	r0, [pc, #80]	; (800148c <Wifi_TcpIp_SetMultiConnection+0x70>)
 800143c:	f7ff fe04 	bl	8001048 <Wifi_SendString>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d016      	beq.n	8001474 <Wifi_TcpIp_SetMultiConnection+0x58>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 8001446:	f107 010e 	add.w	r1, r7, #14
 800144a:	4b11      	ldr	r3, [pc, #68]	; (8001490 <Wifi_TcpIp_SetMultiConnection+0x74>)
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <Wifi_TcpIp_SetMultiConnection+0x78>)
 8001450:	2202      	movs	r2, #2
 8001452:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001456:	f7ff fe09 	bl	800106c <Wifi_WaitForString>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00b      	beq.n	8001478 <Wifi_TcpIp_SetMultiConnection+0x5c>
			break;
		if(result == 2)
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d00a      	beq.n	800147c <Wifi_TcpIp_SetMultiConnection+0x60>
			break;
    Wifi.TcpIpMultiConnection=EnableMultiConnections;
 8001466:	4a0c      	ldr	r2, [pc, #48]	; (8001498 <Wifi_TcpIp_SetMultiConnection+0x7c>)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	f882 3518 	strb.w	r3, [r2, #1304]	; 0x518
		returnVal=true;
 800146e:	2301      	movs	r3, #1
 8001470:	73fb      	strb	r3, [r7, #15]
 8001472:	e004      	b.n	800147e <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8001474:	bf00      	nop
 8001476:	e002      	b.n	800147e <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 8001478:	bf00      	nop
 800147a:	e000      	b.n	800147e <Wifi_TcpIp_SetMultiConnection+0x62>
			break;
 800147c:	bf00      	nop
	}while(0);
	return returnVal;
 800147e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	0800bf88 	.word	0x0800bf88
 800148c:	20000691 	.word	0x20000691
 8001490:	0800bd54 	.word	0x0800bd54
 8001494:	0800bd50 	.word	0x0800bd50
 8001498:	20000490 	.word	0x20000490

0800149c <Wifi_TcpIp_StartTcpConnection>:
	}while(0);
	return returnVal;
}
//#########################################################################################################
bool  Wifi_TcpIp_StartTcpConnection(uint8_t LinkId,char *RemoteIp,uint16_t RemotePort,uint16_t TimeOut)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af02      	add	r7, sp, #8
 80014a2:	60b9      	str	r1, [r7, #8]
 80014a4:	4611      	mov	r1, r2
 80014a6:	461a      	mov	r2, r3
 80014a8:	4603      	mov	r3, r0
 80014aa:	73fb      	strb	r3, [r7, #15]
 80014ac:	460b      	mov	r3, r1
 80014ae:	81bb      	strh	r3, [r7, #12]
 80014b0:	4613      	mov	r3, r2
 80014b2:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	bool	returnVal=false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	75fb      	strb	r3, [r7, #23]
		/*
		 * It makes a TCP server and then it creates a TCP Connection according to the
		 * settings in the function. It uses a very high time of waiting because the
		 * ESP8266 takes a lot of time to create a connection with a TCP the first time.
		 */
		Wifi_RxClear();
 80014b8:	f7ff fe66 	bl	8001188 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==true){
 80014bc:	4b33      	ldr	r3, [pc, #204]	; (800158c <Wifi_TcpIp_StartTcpConnection+0xf0>)
 80014be:	f893 3518 	ldrb.w	r3, [r3, #1304]	; 0x518
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d11b      	bne.n	80014fe <Wifi_TcpIp_StartTcpConnection+0x62>
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSERVER=1,%d\r\n",RemotePort);
 80014c6:	89bb      	ldrh	r3, [r7, #12]
 80014c8:	461a      	mov	r2, r3
 80014ca:	4931      	ldr	r1, [pc, #196]	; (8001590 <Wifi_TcpIp_StartTcpConnection+0xf4>)
 80014cc:	4831      	ldr	r0, [pc, #196]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 80014ce:	f006 fae1 	bl	8007a94 <siprintf>
			if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80014d2:	4830      	ldr	r0, [pc, #192]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 80014d4:	f7ff fdb8 	bl	8001048 <Wifi_SendString>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d046      	beq.n	800156c <Wifi_TcpIp_StartTcpConnection+0xd0>
				break;
			if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 80014de:	f107 0116 	add.w	r1, r7, #22
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <Wifi_TcpIp_StartTcpConnection+0xfc>)
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	4b2d      	ldr	r3, [pc, #180]	; (800159c <Wifi_TcpIp_StartTcpConnection+0x100>)
 80014e8:	2202      	movs	r2, #2
 80014ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ee:	f7ff fdbd 	bl	800106c <Wifi_WaitForString>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d03b      	beq.n	8001570 <Wifi_TcpIp_StartTcpConnection+0xd4>
				break;			// The timeout was completed and the string was not there
			if(result == 2)		// It was find the "ERROR" String in the receiving information
 80014f8:	7dbb      	ldrb	r3, [r7, #22]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d03a      	beq.n	8001574 <Wifi_TcpIp_StartTcpConnection+0xd8>
				break;
		}
		Wifi_RxClear();
 80014fe:	f7ff fe43 	bl	8001188 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==false)
 8001502:	4b22      	ldr	r3, [pc, #136]	; (800158c <Wifi_TcpIp_StartTcpConnection+0xf0>)
 8001504:	f893 3518 	ldrb.w	r3, [r3, #1304]	; 0x518
 8001508:	2b00      	cmp	r3, #0
 800150a:	d109      	bne.n	8001520 <Wifi_TcpIp_StartTcpConnection+0x84>
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPSTART=\"TCP\",\"%s\",%d,%d\r\n",RemoteIp,RemotePort,TimeOut);
 800150c:	89ba      	ldrh	r2, [r7, #12]
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	4613      	mov	r3, r2
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	4922      	ldr	r1, [pc, #136]	; (80015a0 <Wifi_TcpIp_StartTcpConnection+0x104>)
 8001518:	481e      	ldr	r0, [pc, #120]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 800151a:	f006 fabb 	bl	8007a94 <siprintf>
 800151e:	e00a      	b.n	8001536 <Wifi_TcpIp_StartTcpConnection+0x9a>
		else
		  sprintf((char*)Wifi.TxBuffer,"AT+CIPSTART=%d,\"TCP\",\"%s\",%d,%d\r\n",LinkId,RemoteIp,RemotePort,TimeOut);
 8001520:	7bf9      	ldrb	r1, [r7, #15]
 8001522:	89bb      	ldrh	r3, [r7, #12]
 8001524:	88fa      	ldrh	r2, [r7, #6]
 8001526:	9201      	str	r2, [sp, #4]
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	460a      	mov	r2, r1
 800152e:	491d      	ldr	r1, [pc, #116]	; (80015a4 <Wifi_TcpIp_StartTcpConnection+0x108>)
 8001530:	4818      	ldr	r0, [pc, #96]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8001532:	f006 faaf 	bl	8007a94 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 8001536:	4817      	ldr	r0, [pc, #92]	; (8001594 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8001538:	f7ff fd86 	bl	8001048 <Wifi_SendString>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01a      	beq.n	8001578 <Wifi_TcpIp_StartTcpConnection+0xdc>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH,&result,3,"OK","CONNECT","ERROR")==false)
 8001542:	f107 0116 	add.w	r1, r7, #22
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <Wifi_TcpIp_StartTcpConnection+0xfc>)
 8001548:	9301      	str	r3, [sp, #4]
 800154a:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <Wifi_TcpIp_StartTcpConnection+0x10c>)
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <Wifi_TcpIp_StartTcpConnection+0x100>)
 8001550:	2203      	movs	r2, #3
 8001552:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001556:	f7ff fd89 	bl	800106c <Wifi_WaitForString>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00d      	beq.n	800157c <Wifi_TcpIp_StartTcpConnection+0xe0>
			break;
		if(result == 3)
 8001560:	7dbb      	ldrb	r3, [r7, #22]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d00c      	beq.n	8001580 <Wifi_TcpIp_StartTcpConnection+0xe4>
			break;
		returnVal=true;
 8001566:	2301      	movs	r3, #1
 8001568:	75fb      	strb	r3, [r7, #23]
 800156a:	e00a      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
				break;
 800156c:	bf00      	nop
 800156e:	e008      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
				break;			// The timeout was completed and the string was not there
 8001570:	bf00      	nop
 8001572:	e006      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
				break;
 8001574:	bf00      	nop
 8001576:	e004      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
			break;
 8001578:	bf00      	nop
 800157a:	e002      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
			break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Wifi_TcpIp_StartTcpConnection+0xe6>
			break;
 8001580:	bf00      	nop
	}while(0);
	return returnVal;
 8001582:	7dfb      	ldrb	r3, [r7, #23]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000490 	.word	0x20000490
 8001590:	0800bfa8 	.word	0x0800bfa8
 8001594:	20000691 	.word	0x20000691
 8001598:	0800bd54 	.word	0x0800bd54
 800159c:	0800bd50 	.word	0x0800bd50
 80015a0:	0800bfbc 	.word	0x0800bfbc
 80015a4:	0800bfdc 	.word	0x0800bfdc
 80015a8:	0800c000 	.word	0x0800c000

080015ac <Wifi_TcpIp_SendData_PartialTcp>:
	}while(0);
	return returnVal;
}
//#########################################################################################################
bool  Wifi_TcpIp_SendData_PartialTcp(uint8_t LinkId,uint16_t dataLen,uint8_t *data)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	4603      	mov	r3, r0
 80015b4:	603a      	str	r2, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	460b      	mov	r3, r1
 80015ba:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	bool	returnVal=false;
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 80015c0:	f7ff fde2 	bl	8001188 <Wifi_RxClear>
		if(Wifi.TcpIpMultiConnection==false)
 80015c4:	4b27      	ldr	r3, [pc, #156]	; (8001664 <Wifi_TcpIp_SendData_PartialTcp+0xb8>)
 80015c6:	f893 3518 	ldrb.w	r3, [r3, #1304]	; 0x518
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d106      	bne.n	80015dc <Wifi_TcpIp_SendData_PartialTcp+0x30>
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSEND=%d\r\n",dataLen);
 80015ce:	88bb      	ldrh	r3, [r7, #4]
 80015d0:	461a      	mov	r2, r3
 80015d2:	4925      	ldr	r1, [pc, #148]	; (8001668 <Wifi_TcpIp_SendData_PartialTcp+0xbc>)
 80015d4:	4825      	ldr	r0, [pc, #148]	; (800166c <Wifi_TcpIp_SendData_PartialTcp+0xc0>)
 80015d6:	f006 fa5d 	bl	8007a94 <siprintf>
 80015da:	e005      	b.n	80015e8 <Wifi_TcpIp_SendData_PartialTcp+0x3c>
		else
			sprintf((char*)Wifi.TxBuffer,"AT+CIPSEND=%d,%d\r\n",LinkId,dataLen);
 80015dc:	79fa      	ldrb	r2, [r7, #7]
 80015de:	88bb      	ldrh	r3, [r7, #4]
 80015e0:	4923      	ldr	r1, [pc, #140]	; (8001670 <Wifi_TcpIp_SendData_PartialTcp+0xc4>)
 80015e2:	4822      	ldr	r0, [pc, #136]	; (800166c <Wifi_TcpIp_SendData_PartialTcp+0xc0>)
 80015e4:	f006 fa56 	bl	8007a94 <siprintf>
		if(Wifi_SendString((char*)Wifi.TxBuffer)==false)
 80015e8:	4820      	ldr	r0, [pc, #128]	; (800166c <Wifi_TcpIp_SendData_PartialTcp+0xc0>)
 80015ea:	f7ff fd2d 	bl	8001048 <Wifi_SendString>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d029      	beq.n	8001648 <Wifi_TcpIp_SendData_PartialTcp+0x9c>
			break;
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,">","ERROR")==false)
 80015f4:	f107 010e 	add.w	r1, r7, #14
 80015f8:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <Wifi_TcpIp_SendData_PartialTcp+0xc8>)
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <Wifi_TcpIp_SendData_PartialTcp+0xcc>)
 80015fe:	2202      	movs	r2, #2
 8001600:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001604:	f7ff fd32 	bl	800106c <Wifi_WaitForString>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d01e      	beq.n	800164c <Wifi_TcpIp_SendData_PartialTcp+0xa0>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 800160e:	7bbb      	ldrb	r3, [r7, #14]
 8001610:	2b02      	cmp	r3, #2
 8001612:	d01d      	beq.n	8001650 <Wifi_TcpIp_SendData_PartialTcp+0xa4>
			break;
		Wifi_RxClear();
 8001614:	f7ff fdb8 	bl	8001188 <Wifi_RxClear>
		// Send in this time the information through the connection
		Wifi_SendRaw(data,dataLen);
 8001618:	88bb      	ldrh	r3, [r7, #4]
 800161a:	4619      	mov	r1, r3
 800161c:	6838      	ldr	r0, [r7, #0]
 800161e:	f7ff fceb 	bl	8000ff8 <Wifi_SendRaw>
		if(Wifi_WaitForString(_WIFI_WAIT_TIME_LOW,&result,2,"OK","ERROR")==false)
 8001622:	f107 010e 	add.w	r1, r7, #14
 8001626:	4b13      	ldr	r3, [pc, #76]	; (8001674 <Wifi_TcpIp_SendData_PartialTcp+0xc8>)
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <Wifi_TcpIp_SendData_PartialTcp+0xd0>)
 800162c:	2202      	movs	r2, #2
 800162e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001632:	f7ff fd1b 	bl	800106c <Wifi_WaitForString>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d00b      	beq.n	8001654 <Wifi_TcpIp_SendData_PartialTcp+0xa8>
			break;			// The timeout was completed and the string was not there
		if(result == 2)		// It was find the "ERROR" String in the receiving information
 800163c:	7bbb      	ldrb	r3, [r7, #14]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d00a      	beq.n	8001658 <Wifi_TcpIp_SendData_PartialTcp+0xac>
			break;
		returnVal=true;
 8001642:	2301      	movs	r3, #1
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	e008      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;
 8001648:	bf00      	nop
 800164a:	e006      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;			// The timeout was completed and the string was not there
 800164c:	bf00      	nop
 800164e:	e004      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;
 8001650:	bf00      	nop
 8001652:	e002      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;			// The timeout was completed and the string was not there
 8001654:	bf00      	nop
 8001656:	e000      	b.n	800165a <Wifi_TcpIp_SendData_PartialTcp+0xae>
			break;
 8001658:	bf00      	nop
	}while(0);
	return returnVal;
 800165a:	7bfb      	ldrb	r3, [r7, #15]

}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000490 	.word	0x20000490
 8001668:	0800c09c 	.word	0x0800c09c
 800166c:	20000691 	.word	0x20000691
 8001670:	0800c0ac 	.word	0x0800c0ac
 8001674:	0800bd54 	.word	0x0800bd54
 8001678:	0800c0c0 	.word	0x0800c0c0
 800167c:	0800bd50 	.word	0x0800bd50

08001680 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001684:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <DWT_Delay_Init+0x58>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4a13      	ldr	r2, [pc, #76]	; (80016d8 <DWT_Delay_Init+0x58>)
 800168a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800168e:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <DWT_Delay_Init+0x58>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4a10      	ldr	r2, [pc, #64]	; (80016d8 <DWT_Delay_Init+0x58>)
 8001696:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800169a:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <DWT_Delay_Init+0x5c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0e      	ldr	r2, [pc, #56]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016a2:	f023 0301 	bic.w	r3, r3, #1
 80016a6:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80016b4:	4b09      	ldr	r3, [pc, #36]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80016ba:	bf00      	nop
     __ASM volatile ("NOP");
 80016bc:	bf00      	nop
  __ASM volatile ("NOP");
 80016be:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <DWT_Delay_Init+0x5c>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80016c8:	2300      	movs	r3, #0
 80016ca:	e000      	b.n	80016ce <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80016cc:	2301      	movs	r3, #1
  }
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000edf0 	.word	0xe000edf0
 80016dc:	e0001000 	.word	0xe0001000

080016e0 <DWT_Delay_us>:


void DWT_Delay_us(volatile uint32_t microseconds)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 80016e8:	4b0d      	ldr	r3, [pc, #52]	; (8001720 <DWT_Delay_us+0x40>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80016ee:	f003 f855 	bl	800479c <HAL_RCC_GetHCLKFreq>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4a0b      	ldr	r2, [pc, #44]	; (8001724 <DWT_Delay_us+0x44>)
 80016f6:	fba2 2303 	umull	r2, r3, r2, r3
 80016fa:	0c9b      	lsrs	r3, r3, #18
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	fb02 f303 	mul.w	r3, r2, r3
 8001702:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001704:	bf00      	nop
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <DWT_Delay_us+0x40>)
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	1ad2      	subs	r2, r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	d3f8      	bcc.n	8001706 <DWT_Delay_us+0x26>
}
 8001714:	bf00      	nop
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	e0001000 	.word	0xe0001000
 8001724:	431bde83 	.word	0x431bde83

08001728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800172c:	f001 f87b 	bl	8002826 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001730:	f000 f854 	bl	80017dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001734:	f000 f9a2 	bl	8001a7c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001738:	f000 f970 	bl	8001a1c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800173c:	f000 f8b0 	bl	80018a0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001740:	f000 f93c 	bl	80019bc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001744:	f000 f8ec 	bl	8001920 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //int wifi comunication with ESP01S
  DWT_Delay_Init();
 8001748:	f7ff ff9a 	bl	8001680 <DWT_Delay_Init>
  Wifi_Restart();
 800174c:	f7ff fda2 	bl	8001294 <Wifi_Restart>
  while(!Wifi_Init())
 8001750:	e005      	b.n	800175e <main+0x36>
  {
	  while(!Wifi_Restart());
 8001752:	bf00      	nop
 8001754:	f7ff fd9e 	bl	8001294 <Wifi_Restart>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0fa      	beq.n	8001754 <main+0x2c>
  while(!Wifi_Init())
 800175e:	f7ff fd5d 	bl	800121c <Wifi_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f4      	beq.n	8001752 <main+0x2a>
  }

  HAL_Delay(500);
 8001768:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800176c:	f001 f8d0 	bl	8002910 <HAL_Delay>
  while(!Wifi_SetMode(WifiMode_Station));
 8001770:	bf00      	nop
 8001772:	2001      	movs	r0, #1
 8001774:	f7ff fdc4 	bl	8001300 <Wifi_SetMode>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f9      	beq.n	8001772 <main+0x4a>
  while(!Wifi_Station_ConnectToAp(SSID_W,PASSWD_W,NULL));
 800177e:	bf00      	nop
 8001780:	2200      	movs	r2, #0
 8001782:	4911      	ldr	r1, [pc, #68]	; (80017c8 <main+0xa0>)
 8001784:	4811      	ldr	r0, [pc, #68]	; (80017cc <main+0xa4>)
 8001786:	f7ff fdfb 	bl	8001380 <Wifi_Station_ConnectToAp>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d0f7      	beq.n	8001780 <main+0x58>
  HAL_Delay(500);
 8001790:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001794:	f001 f8bc 	bl	8002910 <HAL_Delay>
  Wifi_TcpIp_SetMultiConnection(1);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff fe3f 	bl	800141c <Wifi_TcpIp_SetMultiConnection>
  Wifi_TcpIp_StartTcpConnection(0,ACCSESS_POINT_IP,PORT_AP,10);
 800179e:	230a      	movs	r3, #10
 80017a0:	2250      	movs	r2, #80	; 0x50
 80017a2:	490b      	ldr	r1, [pc, #44]	; (80017d0 <main+0xa8>)
 80017a4:	2000      	movs	r0, #0
 80017a6:	f7ff fe79 	bl	800149c <Wifi_TcpIp_StartTcpConnection>

  //initialize MPU6050

  while (MPU6050_Init(&hi2c1) == 1);
 80017aa:	bf00      	nop
 80017ac:	4809      	ldr	r0, [pc, #36]	; (80017d4 <main+0xac>)
 80017ae:	f000 fa10 	bl	8001bd2 <MPU6050_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d0f9      	beq.n	80017ac <main+0x84>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  char temp;
#ifndef TIMING
  HAL_TIM_Base_Start_IT(&htim2);
 80017b8:	4807      	ldr	r0, [pc, #28]	; (80017d8 <main+0xb0>)
 80017ba:	f003 fbd7 	bl	8004f6c <HAL_TIM_Base_Start_IT>
  while (1)
  {
#ifdef TIMING
	  send_data();
#else
	  HAL_Delay(500);
 80017be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017c2:	f001 f8a5 	bl	8002910 <HAL_Delay>
 80017c6:	e7fa      	b.n	80017be <main+0x96>
 80017c8:	0800c0fc 	.word	0x0800c0fc
 80017cc:	0800c108 	.word	0x0800c108
 80017d0:	0800c110 	.word	0x0800c110
 80017d4:	2000028c 	.word	0x2000028c
 80017d8:	200002e0 	.word	0x200002e0

080017dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b096      	sub	sp, #88	; 0x58
 80017e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	2244      	movs	r2, #68	; 0x44
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f005 faca 	bl	8006d84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f0:	463b      	mov	r3, r7
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001802:	f002 f9d5 	bl	8003bb0 <HAL_PWREx_ControlVoltageScaling>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800180c:	f000 f9dc 	bl	8001bc8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001810:	f002 f9b0 	bl	8003b74 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001814:	4b21      	ldr	r3, [pc, #132]	; (800189c <SystemClock_Config+0xc0>)
 8001816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181a:	4a20      	ldr	r2, [pc, #128]	; (800189c <SystemClock_Config+0xc0>)
 800181c:	f023 0318 	bic.w	r3, r3, #24
 8001820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001824:	2314      	movs	r3, #20
 8001826:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001828:	2301      	movs	r3, #1
 800182a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800182c:	2301      	movs	r3, #1
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001830:	2300      	movs	r3, #0
 8001832:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001834:	2360      	movs	r3, #96	; 0x60
 8001836:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001838:	2302      	movs	r3, #2
 800183a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800183c:	2301      	movs	r3, #1
 800183e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001840:	2301      	movs	r3, #1
 8001842:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001844:	2310      	movs	r3, #16
 8001846:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001848:	2307      	movs	r3, #7
 800184a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800184c:	2302      	movs	r3, #2
 800184e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001850:	2302      	movs	r3, #2
 8001852:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4618      	mov	r0, r3
 800185a:	f002 f9ff 	bl	8003c5c <HAL_RCC_OscConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001864:	f000 f9b0 	bl	8001bc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001868:	230f      	movs	r3, #15
 800186a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800186c:	2303      	movs	r3, #3
 800186e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001870:	2300      	movs	r3, #0
 8001872:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001874:	2300      	movs	r3, #0
 8001876:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001878:	2300      	movs	r3, #0
 800187a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800187c:	463b      	mov	r3, r7
 800187e:	2101      	movs	r1, #1
 8001880:	4618      	mov	r0, r3
 8001882:	f002 fdff 	bl	8004484 <HAL_RCC_ClockConfig>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800188c:	f000 f99c 	bl	8001bc8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001890:	f003 fa12 	bl	8004cb8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001894:	bf00      	nop
 8001896:	3758      	adds	r7, #88	; 0x58
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40021000 	.word	0x40021000

080018a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <MX_I2C1_Init+0x74>)
 80018a6:	4a1c      	ldr	r2, [pc, #112]	; (8001918 <MX_I2C1_Init+0x78>)
 80018a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <MX_I2C1_Init+0x74>)
 80018ac:	4a1b      	ldr	r2, [pc, #108]	; (800191c <MX_I2C1_Init+0x7c>)
 80018ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018b0:	4b18      	ldr	r3, [pc, #96]	; (8001914 <MX_I2C1_Init+0x74>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b6:	4b17      	ldr	r3, [pc, #92]	; (8001914 <MX_I2C1_Init+0x74>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018bc:	4b15      	ldr	r3, [pc, #84]	; (8001914 <MX_I2C1_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018c2:	4b14      	ldr	r3, [pc, #80]	; (8001914 <MX_I2C1_Init+0x74>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018c8:	4b12      	ldr	r3, [pc, #72]	; (8001914 <MX_I2C1_Init+0x74>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <MX_I2C1_Init+0x74>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <MX_I2C1_Init+0x74>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018da:	480e      	ldr	r0, [pc, #56]	; (8001914 <MX_I2C1_Init+0x74>)
 80018dc:	f001 fb4e 	bl	8002f7c <HAL_I2C_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018e6:	f000 f96f 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018ea:	2100      	movs	r1, #0
 80018ec:	4809      	ldr	r0, [pc, #36]	; (8001914 <MX_I2C1_Init+0x74>)
 80018ee:	f002 f8a9 	bl	8003a44 <HAL_I2CEx_ConfigAnalogFilter>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80018f8:	f000 f966 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018fc:	2100      	movs	r1, #0
 80018fe:	4805      	ldr	r0, [pc, #20]	; (8001914 <MX_I2C1_Init+0x74>)
 8001900:	f002 f8eb 	bl	8003ada <HAL_I2CEx_ConfigDigitalFilter>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800190a:	f000 f95d 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	2000028c 	.word	0x2000028c
 8001918:	40005400 	.word	0x40005400
 800191c:	00300f38 	.word	0x00300f38

08001920 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b088      	sub	sp, #32
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
 8001930:	609a      	str	r2, [r3, #8]
 8001932:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800193e:	4b1e      	ldr	r3, [pc, #120]	; (80019b8 <MX_TIM2_Init+0x98>)
 8001940:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001944:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32;
 8001946:	4b1c      	ldr	r3, [pc, #112]	; (80019b8 <MX_TIM2_Init+0x98>)
 8001948:	2220      	movs	r2, #32
 800194a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194c:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <MX_TIM2_Init+0x98>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001952:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <MX_TIM2_Init+0x98>)
 8001954:	f242 720f 	movw	r2, #9999	; 0x270f
 8001958:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <MX_TIM2_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001960:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <MX_TIM2_Init+0x98>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001966:	4814      	ldr	r0, [pc, #80]	; (80019b8 <MX_TIM2_Init+0x98>)
 8001968:	f003 faa8 	bl	8004ebc <HAL_TIM_Base_Init>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001972:	f000 f929 	bl	8001bc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001976:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800197a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800197c:	f107 0310 	add.w	r3, r7, #16
 8001980:	4619      	mov	r1, r3
 8001982:	480d      	ldr	r0, [pc, #52]	; (80019b8 <MX_TIM2_Init+0x98>)
 8001984:	f003 fc65 	bl	8005252 <HAL_TIM_ConfigClockSource>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800198e:	f000 f91b 	bl	8001bc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	4619      	mov	r1, r3
 800199e:	4806      	ldr	r0, [pc, #24]	; (80019b8 <MX_TIM2_Init+0x98>)
 80019a0:	f003 fe46 	bl	8005630 <HAL_TIMEx_MasterConfigSynchronization>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80019aa:	f000 f90d 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019ae:	bf00      	nop
 80019b0:	3720      	adds	r7, #32
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	200002e0 	.word	0x200002e0

080019bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019c2:	4a15      	ldr	r2, [pc, #84]	; (8001a18 <MX_USART1_UART_Init+0x5c>)
 80019c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019c6:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019ce:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019d4:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019e2:	220c      	movs	r2, #12
 80019e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ec:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019fe:	4805      	ldr	r0, [pc, #20]	; (8001a14 <MX_USART1_UART_Init+0x58>)
 8001a00:	f003 fe9a 	bl	8005738 <HAL_UART_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001a0a:	f000 f8dd 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000032c 	.word	0x2000032c
 8001a18:	40013800 	.word	0x40013800

08001a1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a20:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a22:	4a15      	ldr	r2, [pc, #84]	; (8001a78 <MX_USART2_UART_Init+0x5c>)
 8001a24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a26:	4b13      	ldr	r3, [pc, #76]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a34:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a40:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a42:	220c      	movs	r2, #12
 8001a44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a46:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a4c:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a52:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a58:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <MX_USART2_UART_Init+0x58>)
 8001a60:	f003 fe6a 	bl	8005738 <HAL_UART_Init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a6a:	f000 f8ad 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200003b0 	.word	0x200003b0
 8001a78:	40004400 	.word	0x40004400

08001a7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
 8001a90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a92:	4b28      	ldr	r3, [pc, #160]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a96:	4a27      	ldr	r2, [pc, #156]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a9e:	4b25      	ldr	r3, [pc, #148]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	4b22      	ldr	r3, [pc, #136]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aae:	4a21      	ldr	r2, [pc, #132]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab6:	4b1f      	ldr	r3, [pc, #124]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac2:	4b1c      	ldr	r3, [pc, #112]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac6:	4a1b      	ldr	r2, [pc, #108]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ace:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <MX_GPIO_Init+0xb8>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_ESP8266_GPIO_Port, EN_ESP8266_Pin, GPIO_PIN_SET);
 8001ada:	2201      	movs	r2, #1
 8001adc:	2102      	movs	r1, #2
 8001ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae2:	f001 fa33 	bl	8002f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2108      	movs	r1, #8
 8001aea:	4813      	ldr	r0, [pc, #76]	; (8001b38 <MX_GPIO_Init+0xbc>)
 8001aec:	f001 fa2e 	bl	8002f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EN_ESP8266_Pin */
  GPIO_InitStruct.Pin = EN_ESP8266_Pin;
 8001af0:	2302      	movs	r3, #2
 8001af2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001af8:	2301      	movs	r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EN_ESP8266_GPIO_Port, &GPIO_InitStruct);
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	4619      	mov	r1, r3
 8001b06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b0a:	f001 f8b5 	bl	8002c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001b0e:	2308      	movs	r3, #8
 8001b10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b12:	2301      	movs	r3, #1
 8001b14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001b1e:	f107 030c 	add.w	r3, r7, #12
 8001b22:	4619      	mov	r1, r3
 8001b24:	4804      	ldr	r0, [pc, #16]	; (8001b38 <MX_GPIO_Init+0xbc>)
 8001b26:	f001 f8a7 	bl	8002c78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b2a:	bf00      	nop
 8001b2c:	3720      	adds	r7, #32
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	48000400 	.word	0x48000400

08001b3c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	Wifi_RxCallBack();
 8001b44:	f7ff fb46 	bl	80011d4 <Wifi_RxCallBack>
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <send_data>:
	return sqrt(pow(acc_x+OFFX,2)+pow(acc_y+OFFY,2)+pow(acc_z+OFFZ,2));
}



void send_data() {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8001b56:	af02      	add	r7, sp, #8
#ifdef TIMING
	unsigned int tick = HAL_GetTick();
#endif
	MPU6050_Read_All(&hi2c1, &MPU6050);
 8001b58:	4913      	ldr	r1, [pc, #76]	; (8001ba8 <send_data+0x58>)
 8001b5a:	4814      	ldr	r0, [pc, #80]	; (8001bac <send_data+0x5c>)
 8001b5c:	f000 f890 	bl	8001c80 <MPU6050_Read_All>
		sprintf(mybuffer, "Accelerazione nella norma (<2g) : =%fg \n\r",mod);
		Wifi_Transmit(0, strlen(mybuffer), mybuffer);
	}*/

	//kalman angles transmission
	double kx=MPU6050.KalmanAngleX;
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <send_data+0x58>)
 8001b62:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8001b66:	e9c7 23fc 	strd	r2, r3, [r7, #1008]	; 0x3f0
	double ky=MPU6050.KalmanAngleY;
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <send_data+0x58>)
 8001b6c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001b70:	e9c7 23fa 	strd	r2, r3, [r7, #1000]	; 0x3e8
	sprintf(mybuffer, "KalmanRoll = %lf ; KalmanPitch = %lf \n\r",kx,ky);
 8001b74:	4638      	mov	r0, r7
 8001b76:	e9d7 23fa 	ldrd	r2, r3, [r7, #1000]	; 0x3e8
 8001b7a:	e9cd 2300 	strd	r2, r3, [sp]
 8001b7e:	e9d7 23fc 	ldrd	r2, r3, [r7, #1008]	; 0x3f0
 8001b82:	490b      	ldr	r1, [pc, #44]	; (8001bb0 <send_data+0x60>)
 8001b84:	f005 ff86 	bl	8007a94 <siprintf>
			Wifi_Transmit(0, strlen(mybuffer), mybuffer);
 8001b88:	463b      	mov	r3, r7
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fb20 	bl	80001d0 <strlen>
 8001b90:	4603      	mov	r3, r0
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	463a      	mov	r2, r7
 8001b96:	4619      	mov	r1, r3
 8001b98:	2000      	movs	r0, #0
 8001b9a:	f7ff fd07 	bl	80015ac <Wifi_TcpIp_SendData_PartialTcp>
		HAL_UART_Transmit(&huart2, temp, strlen(temp), HAL_MAX_DELAY);
		measures = 0;
		interval = 0;
	}
#endif
}
 8001b9e:	bf00      	nop
 8001ba0:	f507 777e 	add.w	r7, r7, #1016	; 0x3f8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000438 	.word	0x20000438
 8001bac:	2000028c 	.word	0x2000028c
 8001bb0:	0800c268 	.word	0x0800c268

08001bb4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	send_data();
 8001bbc:	f7ff ffc8 	bl	8001b50 <send_data>
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bcc:	b672      	cpsid	i
}
 8001bce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <Error_Handler+0x8>

08001bd2 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b088      	sub	sp, #32
 8001bd6:	af04      	add	r7, sp, #16
 8001bd8:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001bda:	2364      	movs	r3, #100	; 0x64
 8001bdc:	9302      	str	r3, [sp, #8]
 8001bde:	2301      	movs	r3, #1
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	f107 030f 	add.w	r3, r7, #15
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2301      	movs	r3, #1
 8001bea:	2275      	movs	r2, #117	; 0x75
 8001bec:	21d0      	movs	r1, #208	; 0xd0
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f001 fb68 	bl	80032c4 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	2b68      	cmp	r3, #104	; 0x68
 8001bf8:	d13d      	bne.n	8001c76 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001bfe:	2364      	movs	r3, #100	; 0x64
 8001c00:	9302      	str	r3, [sp, #8]
 8001c02:	2301      	movs	r3, #1
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	f107 030e 	add.w	r3, r7, #14
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	226b      	movs	r2, #107	; 0x6b
 8001c10:	21d0      	movs	r1, #208	; 0xd0
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f001 fa42 	bl	800309c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001c18:	2307      	movs	r3, #7
 8001c1a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001c1c:	2364      	movs	r3, #100	; 0x64
 8001c1e:	9302      	str	r3, [sp, #8]
 8001c20:	2301      	movs	r3, #1
 8001c22:	9301      	str	r3, [sp, #4]
 8001c24:	f107 030e 	add.w	r3, r7, #14
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	2219      	movs	r2, #25
 8001c2e:	21d0      	movs	r1, #208	; 0xd0
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f001 fa33 	bl	800309c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8001c36:	2300      	movs	r3, #0
 8001c38:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001c3a:	2364      	movs	r3, #100	; 0x64
 8001c3c:	9302      	str	r3, [sp, #8]
 8001c3e:	2301      	movs	r3, #1
 8001c40:	9301      	str	r3, [sp, #4]
 8001c42:	f107 030e 	add.w	r3, r7, #14
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	2301      	movs	r3, #1
 8001c4a:	221c      	movs	r2, #28
 8001c4c:	21d0      	movs	r1, #208	; 0xd0
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f001 fa24 	bl	800309c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8001c54:	2300      	movs	r3, #0
 8001c56:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001c58:	2364      	movs	r3, #100	; 0x64
 8001c5a:	9302      	str	r3, [sp, #8]
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	f107 030e 	add.w	r3, r7, #14
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2301      	movs	r3, #1
 8001c68:	221b      	movs	r2, #27
 8001c6a:	21d0      	movs	r1, #208	; 0xd0
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f001 fa15 	bl	800309c <HAL_I2C_Mem_Write>
        return 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <MPU6050_Init+0xa6>
    }
    return 1;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001c80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c84:	b094      	sub	sp, #80	; 0x50
 8001c86:	af04      	add	r7, sp, #16
 8001c88:	6078      	str	r0, [r7, #4]
 8001c8a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001c8c:	2364      	movs	r3, #100	; 0x64
 8001c8e:	9302      	str	r3, [sp, #8]
 8001c90:	230e      	movs	r3, #14
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	f107 0308 	add.w	r3, r7, #8
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	223b      	movs	r2, #59	; 0x3b
 8001c9e:	21d0      	movs	r1, #208	; 0xd0
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f001 fb0f 	bl	80032c4 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001ca6:	7a3b      	ldrb	r3, [r7, #8]
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	b21a      	sxth	r2, r3
 8001cac:	7a7b      	ldrb	r3, [r7, #9]
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	b21a      	sxth	r2, r3
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001cb8:	7abb      	ldrb	r3, [r7, #10]
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	b21a      	sxth	r2, r3
 8001cbe:	7afb      	ldrb	r3, [r7, #11]
 8001cc0:	b21b      	sxth	r3, r3
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	b21a      	sxth	r2, r3
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001cca:	7b3b      	ldrb	r3, [r7, #12]
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	b21a      	sxth	r2, r3
 8001cd0:	7b7b      	ldrb	r3, [r7, #13]
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	b21a      	sxth	r2, r3
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001cdc:	7bbb      	ldrb	r3, [r7, #14]
 8001cde:	021b      	lsls	r3, r3, #8
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
 8001ce4:	b21b      	sxth	r3, r3
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001cea:	7c3b      	ldrb	r3, [r7, #16]
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	b21a      	sxth	r2, r3
 8001cf0:	7c7b      	ldrb	r3, [r7, #17]
 8001cf2:	b21b      	sxth	r3, r3
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	b21a      	sxth	r2, r3
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001cfc:	7cbb      	ldrb	r3, [r7, #18]
 8001cfe:	021b      	lsls	r3, r3, #8
 8001d00:	b21a      	sxth	r2, r3
 8001d02:	7cfb      	ldrb	r3, [r7, #19]
 8001d04:	b21b      	sxth	r3, r3
 8001d06:	4313      	orrs	r3, r2
 8001d08:	b21a      	sxth	r2, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001d0e:	7d3b      	ldrb	r3, [r7, #20]
 8001d10:	021b      	lsls	r3, r3, #8
 8001d12:	b21a      	sxth	r2, r3
 8001d14:	7d7b      	ldrb	r3, [r7, #21]
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	b21a      	sxth	r2, r3
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe fbfc 	bl	8000524 <__aeabi_i2d>
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	4bbd      	ldr	r3, [pc, #756]	; (8002028 <MPU6050_Read_All+0x3a8>)
 8001d32:	f7fe fd8b 	bl	800084c <__aeabi_ddiv>
 8001d36:	4602      	mov	r2, r0
 8001d38:	460b      	mov	r3, r1
 8001d3a:	6839      	ldr	r1, [r7, #0]
 8001d3c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fbec 	bl	8000524 <__aeabi_i2d>
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	4bb5      	ldr	r3, [pc, #724]	; (8002028 <MPU6050_Read_All+0x3a8>)
 8001d52:	f7fe fd7b 	bl	800084c <__aeabi_ddiv>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	6839      	ldr	r1, [r7, #0]
 8001d5c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fbdc 	bl	8000524 <__aeabi_i2d>
 8001d6c:	a3a8      	add	r3, pc, #672	; (adr r3, 8002010 <MPU6050_Read_All+0x390>)
 8001d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d72:	f7fe fd6b 	bl	800084c <__aeabi_ddiv>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	6839      	ldr	r1, [r7, #0]
 8001d7c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001d80:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001d84:	ee07 3a90 	vmov	s15, r3
 8001d88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d8c:	eddf 6aa7 	vldr	s13, [pc, #668]	; 800202c <MPU6050_Read_All+0x3ac>
 8001d90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d94:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002030 <MPU6050_Read_All+0x3b0>
 8001d98:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe fbbb 	bl	8000524 <__aeabi_i2d>
 8001dae:	a39a      	add	r3, pc, #616	; (adr r3, 8002018 <MPU6050_Read_All+0x398>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	f7fe fd4a 	bl	800084c <__aeabi_ddiv>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	6839      	ldr	r1, [r7, #0]
 8001dbe:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbab 	bl	8000524 <__aeabi_i2d>
 8001dce:	a392      	add	r3, pc, #584	; (adr r3, 8002018 <MPU6050_Read_All+0x398>)
 8001dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd4:	f7fe fd3a 	bl	800084c <__aeabi_ddiv>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	6839      	ldr	r1, [r7, #0]
 8001dde:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fb9b 	bl	8000524 <__aeabi_i2d>
 8001dee:	a38a      	add	r3, pc, #552	; (adr r3, 8002018 <MPU6050_Read_All+0x398>)
 8001df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df4:	f7fe fd2a 	bl	800084c <__aeabi_ddiv>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	6839      	ldr	r1, [r7, #0]
 8001dfe:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001e02:	f000 fd79 	bl	80028f8 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	4b8a      	ldr	r3, [pc, #552]	; (8002034 <MPU6050_Read_All+0x3b4>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fb78 	bl	8000504 <__aeabi_ui2d>
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	4b87      	ldr	r3, [pc, #540]	; (8002038 <MPU6050_Read_All+0x3b8>)
 8001e1a:	f7fe fd17 	bl	800084c <__aeabi_ddiv>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8001e26:	f000 fd67 	bl	80028f8 <HAL_GetTick>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4a81      	ldr	r2, [pc, #516]	; (8002034 <MPU6050_Read_All+0x3b4>)
 8001e2e:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e36:	461a      	mov	r2, r3
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e3e:	fb03 f202 	mul.w	r2, r3, r2
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe fb64 	bl	8000524 <__aeabi_i2d>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	ec43 2b10 	vmov	d0, r2, r3
 8001e64:	f009 fdbb 	bl	800b9de <sqrt>
 8001e68:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e78:	f7fe fe26 	bl	8000ac8 <__aeabi_dcmpeq>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d11f      	bne.n	8001ec2 <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb4b 	bl	8000524 <__aeabi_i2d>
 8001e8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e92:	f7fe fcdb 	bl	800084c <__aeabi_ddiv>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	ec43 2b17 	vmov	d7, r2, r3
 8001e9e:	eeb0 0a47 	vmov.f32	s0, s14
 8001ea2:	eef0 0a67 	vmov.f32	s1, s15
 8001ea6:	f009 fbef 	bl	800b688 <atan>
 8001eaa:	ec51 0b10 	vmov	r0, r1, d0
 8001eae:	a35c      	add	r3, pc, #368	; (adr r3, 8002020 <MPU6050_Read_All+0x3a0>)
 8001eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb4:	f7fe fba0 	bl	80005f8 <__aeabi_dmul>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001ec0:	e005      	b.n	8001ece <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	f04f 0300 	mov.w	r3, #0
 8001eca:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ed4:	425b      	negs	r3, r3
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fb24 	bl	8000524 <__aeabi_i2d>
 8001edc:	4682      	mov	sl, r0
 8001ede:	468b      	mov	fp, r1
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fb1c 	bl	8000524 <__aeabi_i2d>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	ec43 2b11 	vmov	d1, r2, r3
 8001ef4:	ec4b ab10 	vmov	d0, sl, fp
 8001ef8:	f009 fd6f 	bl	800b9da <atan2>
 8001efc:	ec51 0b10 	vmov	r0, r1, d0
 8001f00:	a347      	add	r3, pc, #284	; (adr r3, 8002020 <MPU6050_Read_All+0x3a0>)
 8001f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f06:	f7fe fb77 	bl	80005f8 <__aeabi_dmul>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b49      	ldr	r3, [pc, #292]	; (800203c <MPU6050_Read_All+0x3bc>)
 8001f18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f1c:	f7fe fdde 	bl	8000adc <__aeabi_dcmplt>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00a      	beq.n	8001f3c <MPU6050_Read_All+0x2bc>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	4b43      	ldr	r3, [pc, #268]	; (8002040 <MPU6050_Read_All+0x3c0>)
 8001f32:	f7fe fdf1 	bl	8000b18 <__aeabi_dcmpgt>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d114      	bne.n	8001f66 <MPU6050_Read_All+0x2e6>
 8001f3c:	f04f 0200 	mov.w	r2, #0
 8001f40:	4b3f      	ldr	r3, [pc, #252]	; (8002040 <MPU6050_Read_All+0x3c0>)
 8001f42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f46:	f7fe fde7 	bl	8000b18 <__aeabi_dcmpgt>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d015      	beq.n	8001f7c <MPU6050_Read_All+0x2fc>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f56:	f04f 0200 	mov.w	r2, #0
 8001f5a:	4b38      	ldr	r3, [pc, #224]	; (800203c <MPU6050_Read_All+0x3bc>)
 8001f5c:	f7fe fdbe 	bl	8000adc <__aeabi_dcmplt>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00a      	beq.n	8001f7c <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8001f66:	4937      	ldr	r1, [pc, #220]	; (8002044 <MPU6050_Read_All+0x3c4>)
 8001f68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f6c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001f70:	6839      	ldr	r1, [r7, #0]
 8001f72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f76:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001f7a:	e014      	b.n	8001fa6 <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8001f82:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8001f86:	eeb0 1a47 	vmov.f32	s2, s14
 8001f8a:	eef0 1a67 	vmov.f32	s3, s15
 8001f8e:	ed97 0b06 	vldr	d0, [r7, #24]
 8001f92:	482c      	ldr	r0, [pc, #176]	; (8002044 <MPU6050_Read_All+0x3c4>)
 8001f94:	f000 f85a 	bl	800204c <Kalman_getAngle>
 8001f98:	eeb0 7a40 	vmov.f32	s14, s0
 8001f9c:	eef0 7a60 	vmov.f32	s15, s1
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001fac:	4690      	mov	r8, r2
 8001fae:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	4b22      	ldr	r3, [pc, #136]	; (8002040 <MPU6050_Read_All+0x3c0>)
 8001fb8:	4640      	mov	r0, r8
 8001fba:	4649      	mov	r1, r9
 8001fbc:	f7fe fdac 	bl	8000b18 <__aeabi_dcmpgt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d008      	beq.n	8001fd8 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001fcc:	4614      	mov	r4, r2
 8001fce:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8001fde:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8001fe2:	eeb0 1a47 	vmov.f32	s2, s14
 8001fe6:	eef0 1a67 	vmov.f32	s3, s15
 8001fea:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8001fee:	4816      	ldr	r0, [pc, #88]	; (8002048 <MPU6050_Read_All+0x3c8>)
 8001ff0:	f000 f82c 	bl	800204c <Kalman_getAngle>
 8001ff4:	eeb0 7a40 	vmov.f32	s14, s0
 8001ff8:	eef0 7a60 	vmov.f32	s15, s1
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 8002002:	bf00      	nop
 8002004:	3740      	adds	r7, #64	; 0x40
 8002006:	46bd      	mov	sp, r7
 8002008:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800200c:	f3af 8000 	nop.w
 8002010:	00000000 	.word	0x00000000
 8002014:	40cc2900 	.word	0x40cc2900
 8002018:	00000000 	.word	0x00000000
 800201c:	40606000 	.word	0x40606000
 8002020:	1a63c1f8 	.word	0x1a63c1f8
 8002024:	404ca5dc 	.word	0x404ca5dc
 8002028:	40d00000 	.word	0x40d00000
 800202c:	43aa0000 	.word	0x43aa0000
 8002030:	42121eb8 	.word	0x42121eb8
 8002034:	20000a44 	.word	0x20000a44
 8002038:	408f4000 	.word	0x408f4000
 800203c:	c0568000 	.word	0xc0568000
 8002040:	40568000 	.word	0x40568000
 8002044:	20000048 	.word	0x20000048
 8002048:	20000000 	.word	0x20000000

0800204c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800204c:	b5b0      	push	{r4, r5, r7, lr}
 800204e:	b096      	sub	sp, #88	; 0x58
 8002050:	af00      	add	r7, sp, #0
 8002052:	61f8      	str	r0, [r7, #28]
 8002054:	ed87 0b04 	vstr	d0, [r7, #16]
 8002058:	ed87 1b02 	vstr	d1, [r7, #8]
 800205c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002066:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800206a:	f7fe f90d 	bl	8000288 <__aeabi_dsub>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800207c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002080:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002084:	f7fe fab8 	bl	80005f8 <__aeabi_dmul>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4620      	mov	r0, r4
 800208e:	4629      	mov	r1, r5
 8002090:	f7fe f8fc 	bl	800028c <__adddf3>
 8002094:	4602      	mov	r2, r0
 8002096:	460b      	mov	r3, r1
 8002098:	69f9      	ldr	r1, [r7, #28]
 800209a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80020aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020ae:	f7fe faa3 	bl	80005f8 <__aeabi_dmul>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4610      	mov	r0, r2
 80020b8:	4619      	mov	r1, r3
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80020c0:	f7fe f8e2 	bl	8000288 <__aeabi_dsub>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4610      	mov	r0, r2
 80020ca:	4619      	mov	r1, r3
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80020d2:	f7fe f8d9 	bl	8000288 <__aeabi_dsub>
 80020d6:	4602      	mov	r2, r0
 80020d8:	460b      	mov	r3, r1
 80020da:	4610      	mov	r0, r2
 80020dc:	4619      	mov	r1, r3
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e4:	f7fe f8d2 	bl	800028c <__adddf3>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4610      	mov	r0, r2
 80020ee:	4619      	mov	r1, r3
 80020f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020f4:	f7fe fa80 	bl	80005f8 <__aeabi_dmul>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4620      	mov	r0, r4
 80020fe:	4629      	mov	r1, r5
 8002100:	f7fe f8c4 	bl	800028c <__adddf3>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	69f9      	ldr	r1, [r7, #28]
 800210a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800211a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800211e:	f7fe fa6b 	bl	80005f8 <__aeabi_dmul>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4620      	mov	r0, r4
 8002128:	4629      	mov	r1, r5
 800212a:	f7fe f8ad 	bl	8000288 <__aeabi_dsub>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	69f9      	ldr	r1, [r7, #28]
 8002134:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002148:	f7fe fa56 	bl	80005f8 <__aeabi_dmul>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4620      	mov	r0, r4
 8002152:	4629      	mov	r1, r5
 8002154:	f7fe f898 	bl	8000288 <__aeabi_dsub>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	69f9      	ldr	r1, [r7, #28]
 800215e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800216e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002172:	f7fe fa41 	bl	80005f8 <__aeabi_dmul>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4620      	mov	r0, r4
 800217c:	4629      	mov	r1, r5
 800217e:	f7fe f885 	bl	800028c <__adddf3>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	69f9      	ldr	r1, [r7, #28]
 8002188:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002198:	f7fe f878 	bl	800028c <__adddf3>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80021aa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021ae:	f7fe fb4d 	bl	800084c <__aeabi_ddiv>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80021c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021c4:	f7fe fb42 	bl	800084c <__aeabi_ddiv>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80021d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021da:	f7fe f855 	bl	8000288 <__aeabi_dsub>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80021ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80021f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021f4:	f7fe fa00 	bl	80005f8 <__aeabi_dmul>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4620      	mov	r0, r4
 80021fe:	4629      	mov	r1, r5
 8002200:	f7fe f844 	bl	800028c <__adddf3>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	69f9      	ldr	r1, [r7, #28]
 800220a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002214:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002218:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800221c:	f7fe f9ec 	bl	80005f8 <__aeabi_dmul>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4620      	mov	r0, r4
 8002226:	4629      	mov	r1, r5
 8002228:	f7fe f830 	bl	800028c <__adddf3>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	69f9      	ldr	r1, [r7, #28]
 8002232:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800223c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002246:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002250:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002254:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002258:	f7fe f9ce 	bl	80005f8 <__aeabi_dmul>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4620      	mov	r0, r4
 8002262:	4629      	mov	r1, r5
 8002264:	f7fe f810 	bl	8000288 <__aeabi_dsub>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	69f9      	ldr	r1, [r7, #28]
 800226e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002278:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800227c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002280:	f7fe f9ba 	bl	80005f8 <__aeabi_dmul>
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
 8002288:	4620      	mov	r0, r4
 800228a:	4629      	mov	r1, r5
 800228c:	f7fd fffc 	bl	8000288 <__aeabi_dsub>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	69f9      	ldr	r1, [r7, #28]
 8002296:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80022a0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022a8:	f7fe f9a6 	bl	80005f8 <__aeabi_dmul>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4620      	mov	r0, r4
 80022b2:	4629      	mov	r1, r5
 80022b4:	f7fd ffe8 	bl	8000288 <__aeabi_dsub>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	69f9      	ldr	r1, [r7, #28]
 80022be:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80022c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022cc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80022d0:	f7fe f992 	bl	80005f8 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4620      	mov	r0, r4
 80022da:	4629      	mov	r1, r5
 80022dc:	f7fd ffd4 	bl	8000288 <__aeabi_dsub>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	69f9      	ldr	r1, [r7, #28]
 80022e6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80022f0:	ec43 2b17 	vmov	d7, r2, r3
}
 80022f4:	eeb0 0a47 	vmov.f32	s0, s14
 80022f8:	eef0 0a67 	vmov.f32	s1, s15
 80022fc:	3758      	adds	r7, #88	; 0x58
 80022fe:	46bd      	mov	sp, r7
 8002300:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	4b0f      	ldr	r3, [pc, #60]	; (8002348 <HAL_MspInit+0x44>)
 800230c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800230e:	4a0e      	ldr	r2, [pc, #56]	; (8002348 <HAL_MspInit+0x44>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6613      	str	r3, [r2, #96]	; 0x60
 8002316:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <HAL_MspInit+0x44>)
 8002318:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	607b      	str	r3, [r7, #4]
 8002320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002322:	4b09      	ldr	r3, [pc, #36]	; (8002348 <HAL_MspInit+0x44>)
 8002324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002326:	4a08      	ldr	r2, [pc, #32]	; (8002348 <HAL_MspInit+0x44>)
 8002328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800232c:	6593      	str	r3, [r2, #88]	; 0x58
 800232e:	4b06      	ldr	r3, [pc, #24]	; (8002348 <HAL_MspInit+0x44>)
 8002330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002336:	603b      	str	r3, [r7, #0]
 8002338:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40021000 	.word	0x40021000

0800234c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b09e      	sub	sp, #120	; 0x78
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002354:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	605a      	str	r2, [r3, #4]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002364:	f107 0310 	add.w	r3, r7, #16
 8002368:	2254      	movs	r2, #84	; 0x54
 800236a:	2100      	movs	r1, #0
 800236c:	4618      	mov	r0, r3
 800236e:	f004 fd09 	bl	8006d84 <memset>
  if(hi2c->Instance==I2C1)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a1f      	ldr	r2, [pc, #124]	; (80023f4 <HAL_I2C_MspInit+0xa8>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d137      	bne.n	80023ec <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800237c:	2340      	movs	r3, #64	; 0x40
 800237e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002380:	2300      	movs	r3, #0
 8002382:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002384:	f107 0310 	add.w	r3, r7, #16
 8002388:	4618      	mov	r0, r3
 800238a:	f002 fa9f 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002394:	f7ff fc18 	bl	8001bc8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002398:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <HAL_I2C_MspInit+0xac>)
 800239a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239c:	4a16      	ldr	r2, [pc, #88]	; (80023f8 <HAL_I2C_MspInit+0xac>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a4:	4b14      	ldr	r3, [pc, #80]	; (80023f8 <HAL_I2C_MspInit+0xac>)
 80023a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023b0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023b4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023b6:	2312      	movs	r3, #18
 80023b8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023c2:	2304      	movs	r3, #4
 80023c4:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80023ca:	4619      	mov	r1, r3
 80023cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023d0:	f000 fc52 	bl	8002c78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023d4:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <HAL_I2C_MspInit+0xac>)
 80023d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d8:	4a07      	ldr	r2, [pc, #28]	; (80023f8 <HAL_I2C_MspInit+0xac>)
 80023da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023de:	6593      	str	r3, [r2, #88]	; 0x58
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_I2C_MspInit+0xac>)
 80023e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023ec:	bf00      	nop
 80023ee:	3778      	adds	r7, #120	; 0x78
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40005400 	.word	0x40005400
 80023f8:	40021000 	.word	0x40021000

080023fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800240c:	d113      	bne.n	8002436 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800240e:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <HAL_TIM_Base_MspInit+0x44>)
 8002410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002412:	4a0b      	ldr	r2, [pc, #44]	; (8002440 <HAL_TIM_Base_MspInit+0x44>)
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	6593      	str	r3, [r2, #88]	; 0x58
 800241a:	4b09      	ldr	r3, [pc, #36]	; (8002440 <HAL_TIM_Base_MspInit+0x44>)
 800241c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	2101      	movs	r1, #1
 800242a:	201c      	movs	r0, #28
 800242c:	f000 fb6f 	bl	8002b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002430:	201c      	movs	r0, #28
 8002432:	f000 fb88 	bl	8002b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000

08002444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b0a0      	sub	sp, #128	; 0x80
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800245c:	f107 0318 	add.w	r3, r7, #24
 8002460:	2254      	movs	r2, #84	; 0x54
 8002462:	2100      	movs	r1, #0
 8002464:	4618      	mov	r0, r3
 8002466:	f004 fc8d 	bl	8006d84 <memset>
  if(huart->Instance==USART1)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a4a      	ldr	r2, [pc, #296]	; (8002598 <HAL_UART_MspInit+0x154>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d13e      	bne.n	80024f2 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002474:	2301      	movs	r3, #1
 8002476:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002478:	2300      	movs	r3, #0
 800247a:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800247c:	f107 0318 	add.w	r3, r7, #24
 8002480:	4618      	mov	r0, r3
 8002482:	f002 fa23 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800248c:	f7ff fb9c 	bl	8001bc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002490:	4b42      	ldr	r3, [pc, #264]	; (800259c <HAL_UART_MspInit+0x158>)
 8002492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002494:	4a41      	ldr	r2, [pc, #260]	; (800259c <HAL_UART_MspInit+0x158>)
 8002496:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800249a:	6613      	str	r3, [r2, #96]	; 0x60
 800249c:	4b3f      	ldr	r3, [pc, #252]	; (800259c <HAL_UART_MspInit+0x158>)
 800249e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a8:	4b3c      	ldr	r3, [pc, #240]	; (800259c <HAL_UART_MspInit+0x158>)
 80024aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ac:	4a3b      	ldr	r2, [pc, #236]	; (800259c <HAL_UART_MspInit+0x158>)
 80024ae:	f043 0302 	orr.w	r3, r3, #2
 80024b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024b4:	4b39      	ldr	r3, [pc, #228]	; (800259c <HAL_UART_MspInit+0x158>)
 80024b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024c0:	23c0      	movs	r3, #192	; 0xc0
 80024c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c4:	2302      	movs	r3, #2
 80024c6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024cc:	2303      	movs	r3, #3
 80024ce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024d0:	2307      	movs	r3, #7
 80024d2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80024d8:	4619      	mov	r1, r3
 80024da:	4831      	ldr	r0, [pc, #196]	; (80025a0 <HAL_UART_MspInit+0x15c>)
 80024dc:	f000 fbcc 	bl	8002c78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024e0:	2200      	movs	r2, #0
 80024e2:	2100      	movs	r1, #0
 80024e4:	2025      	movs	r0, #37	; 0x25
 80024e6:	f000 fb12 	bl	8002b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024ea:	2025      	movs	r0, #37	; 0x25
 80024ec:	f000 fb2b 	bl	8002b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024f0:	e04d      	b.n	800258e <HAL_UART_MspInit+0x14a>
  else if(huart->Instance==USART2)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a2b      	ldr	r2, [pc, #172]	; (80025a4 <HAL_UART_MspInit+0x160>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d148      	bne.n	800258e <HAL_UART_MspInit+0x14a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80024fc:	2302      	movs	r3, #2
 80024fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002500:	2300      	movs	r3, #0
 8002502:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002504:	f107 0318 	add.w	r3, r7, #24
 8002508:	4618      	mov	r0, r3
 800250a:	f002 f9df 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002514:	f7ff fb58 	bl	8001bc8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002518:	4b20      	ldr	r3, [pc, #128]	; (800259c <HAL_UART_MspInit+0x158>)
 800251a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251c:	4a1f      	ldr	r2, [pc, #124]	; (800259c <HAL_UART_MspInit+0x158>)
 800251e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002522:	6593      	str	r3, [r2, #88]	; 0x58
 8002524:	4b1d      	ldr	r3, [pc, #116]	; (800259c <HAL_UART_MspInit+0x158>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002530:	4b1a      	ldr	r3, [pc, #104]	; (800259c <HAL_UART_MspInit+0x158>)
 8002532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002534:	4a19      	ldr	r2, [pc, #100]	; (800259c <HAL_UART_MspInit+0x158>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800253c:	4b17      	ldr	r3, [pc, #92]	; (800259c <HAL_UART_MspInit+0x158>)
 800253e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	60bb      	str	r3, [r7, #8]
 8002546:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002548:	2304      	movs	r3, #4
 800254a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800254c:	2302      	movs	r3, #2
 800254e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002550:	2300      	movs	r3, #0
 8002552:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002554:	2303      	movs	r3, #3
 8002556:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002558:	2307      	movs	r3, #7
 800255a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800255c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002560:	4619      	mov	r1, r3
 8002562:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002566:	f000 fb87 	bl	8002c78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800256a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800256e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002578:	2303      	movs	r3, #3
 800257a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800257c:	2303      	movs	r3, #3
 800257e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002580:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002584:	4619      	mov	r1, r3
 8002586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800258a:	f000 fb75 	bl	8002c78 <HAL_GPIO_Init>
}
 800258e:	bf00      	nop
 8002590:	3780      	adds	r7, #128	; 0x80
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40013800 	.word	0x40013800
 800259c:	40021000 	.word	0x40021000
 80025a0:	48000400 	.word	0x48000400
 80025a4:	40004400 	.word	0x40004400

080025a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <NMI_Handler+0x4>

080025ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025b2:	e7fe      	b.n	80025b2 <HardFault_Handler+0x4>

080025b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b8:	e7fe      	b.n	80025b8 <MemManage_Handler+0x4>

080025ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025be:	e7fe      	b.n	80025be <BusFault_Handler+0x4>

080025c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c4:	e7fe      	b.n	80025c4 <UsageFault_Handler+0x4>

080025c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025e2:	b480      	push	{r7}
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025f4:	f000 f96c 	bl	80028d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025f8:	bf00      	nop
 80025fa:	bd80      	pop	{r7, pc}

080025fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002600:	4802      	ldr	r0, [pc, #8]	; (800260c <TIM2_IRQHandler+0x10>)
 8002602:	f002 fd07 	bl	8005014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200002e0 	.word	0x200002e0

08002610 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002614:	4802      	ldr	r0, [pc, #8]	; (8002620 <USART1_IRQHandler+0x10>)
 8002616:	f003 f9c7 	bl	80059a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	2000032c 	.word	0x2000032c

08002624 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  return 1;
 8002628:	2301      	movs	r3, #1
}
 800262a:	4618      	mov	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_kill>:

int _kill(int pid, int sig)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800263e:	f004 fb69 	bl	8006d14 <__errno>
 8002642:	4603      	mov	r3, r0
 8002644:	2216      	movs	r2, #22
 8002646:	601a      	str	r2, [r3, #0]
  return -1;
 8002648:	f04f 33ff 	mov.w	r3, #4294967295
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <_exit>:

void _exit (int status)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800265c:	f04f 31ff 	mov.w	r1, #4294967295
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ffe7 	bl	8002634 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002666:	e7fe      	b.n	8002666 <_exit+0x12>

08002668 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	e00a      	b.n	8002690 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800267a:	f3af 8000 	nop.w
 800267e:	4601      	mov	r1, r0
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	60ba      	str	r2, [r7, #8]
 8002686:	b2ca      	uxtb	r2, r1
 8002688:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	3301      	adds	r3, #1
 800268e:	617b      	str	r3, [r7, #20]
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	429a      	cmp	r2, r3
 8002696:	dbf0      	blt.n	800267a <_read+0x12>
  }

  return len;
 8002698:	687b      	ldr	r3, [r7, #4]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b086      	sub	sp, #24
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	e009      	b.n	80026c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	60ba      	str	r2, [r7, #8]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	3301      	adds	r3, #1
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	697a      	ldr	r2, [r7, #20]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	dbf1      	blt.n	80026b4 <_write+0x12>
  }
  return len;
 80026d0:	687b      	ldr	r3, [r7, #4]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <_close>:

int _close(int file)
{
 80026da:	b480      	push	{r7}
 80026dc:	b083      	sub	sp, #12
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr

080026f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
 80026fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002702:	605a      	str	r2, [r3, #4]
  return 0;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <_isatty>:

int _isatty(int file)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800271a:	2301      	movs	r3, #1
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
	...

08002744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800274c:	4a14      	ldr	r2, [pc, #80]	; (80027a0 <_sbrk+0x5c>)
 800274e:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <_sbrk+0x60>)
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002758:	4b13      	ldr	r3, [pc, #76]	; (80027a8 <_sbrk+0x64>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d102      	bne.n	8002766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002760:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <_sbrk+0x64>)
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <_sbrk+0x68>)
 8002764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002766:	4b10      	ldr	r3, [pc, #64]	; (80027a8 <_sbrk+0x64>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	429a      	cmp	r2, r3
 8002772:	d207      	bcs.n	8002784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002774:	f004 face 	bl	8006d14 <__errno>
 8002778:	4603      	mov	r3, r0
 800277a:	220c      	movs	r2, #12
 800277c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277e:	f04f 33ff 	mov.w	r3, #4294967295
 8002782:	e009      	b.n	8002798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002784:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <_sbrk+0x64>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800278a:	4b07      	ldr	r3, [pc, #28]	; (80027a8 <_sbrk+0x64>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4413      	add	r3, r2
 8002792:	4a05      	ldr	r2, [pc, #20]	; (80027a8 <_sbrk+0x64>)
 8002794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002796:	68fb      	ldr	r3, [r7, #12]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20010000 	.word	0x20010000
 80027a4:	00000400 	.word	0x00000400
 80027a8:	20000a48 	.word	0x20000a48
 80027ac:	20000a60 	.word	0x20000a60

080027b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <SystemInit+0x20>)
 80027b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ba:	4a05      	ldr	r2, [pc, #20]	; (80027d0 <SystemInit+0x20>)
 80027bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800280c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027d8:	f7ff ffea 	bl	80027b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027dc:	480c      	ldr	r0, [pc, #48]	; (8002810 <LoopForever+0x6>)
  ldr r1, =_edata
 80027de:	490d      	ldr	r1, [pc, #52]	; (8002814 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <LoopForever+0xe>)
  movs r3, #0
 80027e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027e4:	e002      	b.n	80027ec <LoopCopyDataInit>

080027e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ea:	3304      	adds	r3, #4

080027ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027f0:	d3f9      	bcc.n	80027e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027f2:	4a0a      	ldr	r2, [pc, #40]	; (800281c <LoopForever+0x12>)
  ldr r4, =_ebss
 80027f4:	4c0a      	ldr	r4, [pc, #40]	; (8002820 <LoopForever+0x16>)
  movs r3, #0
 80027f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027f8:	e001      	b.n	80027fe <LoopFillZerobss>

080027fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027fc:	3204      	adds	r2, #4

080027fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002800:	d3fb      	bcc.n	80027fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002802:	f004 fa8d 	bl	8006d20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002806:	f7fe ff8f 	bl	8001728 <main>

0800280a <LoopForever>:

LoopForever:
    b LoopForever
 800280a:	e7fe      	b.n	800280a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800280c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002814:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8002818:	0800c800 	.word	0x0800c800
  ldr r2, =_sbss
 800281c:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8002820:	20000a60 	.word	0x20000a60

08002824 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002824:	e7fe      	b.n	8002824 <ADC1_IRQHandler>

08002826 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002830:	2003      	movs	r0, #3
 8002832:	f000 f961 	bl	8002af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002836:	2000      	movs	r0, #0
 8002838:	f000 f80e 	bl	8002858 <HAL_InitTick>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d002      	beq.n	8002848 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	71fb      	strb	r3, [r7, #7]
 8002846:	e001      	b.n	800284c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002848:	f7ff fd5c 	bl	8002304 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800284c:	79fb      	ldrb	r3, [r7, #7]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002860:	2300      	movs	r3, #0
 8002862:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002864:	4b17      	ldr	r3, [pc, #92]	; (80028c4 <HAL_InitTick+0x6c>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d023      	beq.n	80028b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800286c:	4b16      	ldr	r3, [pc, #88]	; (80028c8 <HAL_InitTick+0x70>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4b14      	ldr	r3, [pc, #80]	; (80028c4 <HAL_InitTick+0x6c>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	4619      	mov	r1, r3
 8002876:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800287a:	fbb3 f3f1 	udiv	r3, r3, r1
 800287e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f96d 	bl	8002b62 <HAL_SYSTICK_Config>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10f      	bne.n	80028ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b0f      	cmp	r3, #15
 8002892:	d809      	bhi.n	80028a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002894:	2200      	movs	r2, #0
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	f04f 30ff 	mov.w	r0, #4294967295
 800289c:	f000 f937 	bl	8002b0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028a0:	4a0a      	ldr	r2, [pc, #40]	; (80028cc <HAL_InitTick+0x74>)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	e007      	b.n	80028b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
 80028ac:	e004      	b.n	80028b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	73fb      	strb	r3, [r7, #15]
 80028b2:	e001      	b.n	80028b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000098 	.word	0x20000098
 80028c8:	20000090 	.word	0x20000090
 80028cc:	20000094 	.word	0x20000094

080028d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028d4:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <HAL_IncTick+0x20>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <HAL_IncTick+0x24>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4413      	add	r3, r2
 80028e0:	4a04      	ldr	r2, [pc, #16]	; (80028f4 <HAL_IncTick+0x24>)
 80028e2:	6013      	str	r3, [r2, #0]
}
 80028e4:	bf00      	nop
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	20000098 	.word	0x20000098
 80028f4:	20000a4c 	.word	0x20000a4c

080028f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  return uwTick;
 80028fc:	4b03      	ldr	r3, [pc, #12]	; (800290c <HAL_GetTick+0x14>)
 80028fe:	681b      	ldr	r3, [r3, #0]
}
 8002900:	4618      	mov	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	20000a4c 	.word	0x20000a4c

08002910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002918:	f7ff ffee 	bl	80028f8 <HAL_GetTick>
 800291c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002928:	d005      	beq.n	8002936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800292a:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <HAL_Delay+0x44>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4413      	add	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002936:	bf00      	nop
 8002938:	f7ff ffde 	bl	80028f8 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	429a      	cmp	r2, r3
 8002946:	d8f7      	bhi.n	8002938 <HAL_Delay+0x28>
  {
  }
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20000098 	.word	0x20000098

08002958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <__NVIC_SetPriorityGrouping+0x44>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800296e:	68ba      	ldr	r2, [r7, #8]
 8002970:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002974:	4013      	ands	r3, r2
 8002976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002980:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800298a:	4a04      	ldr	r2, [pc, #16]	; (800299c <__NVIC_SetPriorityGrouping+0x44>)
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	60d3      	str	r3, [r2, #12]
}
 8002990:	bf00      	nop
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029a4:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <__NVIC_GetPriorityGrouping+0x18>)
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	0a1b      	lsrs	r3, r3, #8
 80029aa:	f003 0307 	and.w	r3, r3, #7
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	e000ed00 	.word	0xe000ed00

080029bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	db0b      	blt.n	80029e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	f003 021f 	and.w	r2, r3, #31
 80029d4:	4907      	ldr	r1, [pc, #28]	; (80029f4 <__NVIC_EnableIRQ+0x38>)
 80029d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029da:	095b      	lsrs	r3, r3, #5
 80029dc:	2001      	movs	r0, #1
 80029de:	fa00 f202 	lsl.w	r2, r0, r2
 80029e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000e100 	.word	0xe000e100

080029f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	6039      	str	r1, [r7, #0]
 8002a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	db0a      	blt.n	8002a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	490c      	ldr	r1, [pc, #48]	; (8002a44 <__NVIC_SetPriority+0x4c>)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	0112      	lsls	r2, r2, #4
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a20:	e00a      	b.n	8002a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	b2da      	uxtb	r2, r3
 8002a26:	4908      	ldr	r1, [pc, #32]	; (8002a48 <__NVIC_SetPriority+0x50>)
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	3b04      	subs	r3, #4
 8002a30:	0112      	lsls	r2, r2, #4
 8002a32:	b2d2      	uxtb	r2, r2
 8002a34:	440b      	add	r3, r1
 8002a36:	761a      	strb	r2, [r3, #24]
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	e000e100 	.word	0xe000e100
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b089      	sub	sp, #36	; 0x24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	f1c3 0307 	rsb	r3, r3, #7
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	bf28      	it	cs
 8002a6a:	2304      	movcs	r3, #4
 8002a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	3304      	adds	r3, #4
 8002a72:	2b06      	cmp	r3, #6
 8002a74:	d902      	bls.n	8002a7c <NVIC_EncodePriority+0x30>
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	3b03      	subs	r3, #3
 8002a7a:	e000      	b.n	8002a7e <NVIC_EncodePriority+0x32>
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a80:	f04f 32ff 	mov.w	r2, #4294967295
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	43da      	mvns	r2, r3
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	401a      	ands	r2, r3
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a94:	f04f 31ff 	mov.w	r1, #4294967295
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a9e:	43d9      	mvns	r1, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa4:	4313      	orrs	r3, r2
         );
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3724      	adds	r7, #36	; 0x24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
	...

08002ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ac4:	d301      	bcc.n	8002aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e00f      	b.n	8002aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aca:	4a0a      	ldr	r2, [pc, #40]	; (8002af4 <SysTick_Config+0x40>)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ad2:	210f      	movs	r1, #15
 8002ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad8:	f7ff ff8e 	bl	80029f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002adc:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <SysTick_Config+0x40>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ae2:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <SysTick_Config+0x40>)
 8002ae4:	2207      	movs	r2, #7
 8002ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	e000e010 	.word	0xe000e010

08002af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f7ff ff29 	bl	8002958 <__NVIC_SetPriorityGrouping>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b086      	sub	sp, #24
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	4603      	mov	r3, r0
 8002b16:	60b9      	str	r1, [r7, #8]
 8002b18:	607a      	str	r2, [r7, #4]
 8002b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b20:	f7ff ff3e 	bl	80029a0 <__NVIC_GetPriorityGrouping>
 8002b24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	6978      	ldr	r0, [r7, #20]
 8002b2c:	f7ff ff8e 	bl	8002a4c <NVIC_EncodePriority>
 8002b30:	4602      	mov	r2, r0
 8002b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b36:	4611      	mov	r1, r2
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff ff5d 	bl	80029f8 <__NVIC_SetPriority>
}
 8002b3e:	bf00      	nop
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff ff31 	bl	80029bc <__NVIC_EnableIRQ>
}
 8002b5a:	bf00      	nop
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b082      	sub	sp, #8
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7ff ffa2 	bl	8002ab4 <SysTick_Config>
 8002b70:	4603      	mov	r3, r0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b085      	sub	sp, #20
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d008      	beq.n	8002ba4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2204      	movs	r2, #4
 8002b96:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e022      	b.n	8002bea <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 020e 	bic.w	r2, r2, #14
 8002bb2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc8:	f003 021c 	and.w	r2, r3, #28
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d005      	beq.n	8002c1a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2204      	movs	r2, #4
 8002c12:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	73fb      	strb	r3, [r7, #15]
 8002c18:	e029      	b.n	8002c6e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 020e 	bic.w	r2, r2, #14
 8002c28:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0201 	bic.w	r2, r2, #1
 8002c38:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3e:	f003 021c 	and.w	r2, r3, #28
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	2101      	movs	r1, #1
 8002c48:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	4798      	blx	r3
    }
  }
  return status;
 8002c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c82:	2300      	movs	r3, #0
 8002c84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c86:	e148      	b.n	8002f1a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	fa01 f303 	lsl.w	r3, r1, r3
 8002c94:	4013      	ands	r3, r2
 8002c96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 813a 	beq.w	8002f14 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 0303 	and.w	r3, r3, #3
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d005      	beq.n	8002cb8 <HAL_GPIO_Init+0x40>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0303 	and.w	r3, r3, #3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d130      	bne.n	8002d1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cee:	2201      	movs	r2, #1
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	091b      	lsrs	r3, r3, #4
 8002d04:	f003 0201 	and.w	r2, r3, #1
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d017      	beq.n	8002d56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	2203      	movs	r2, #3
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	43db      	mvns	r3, r3
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f003 0303 	and.w	r3, r3, #3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d123      	bne.n	8002daa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	08da      	lsrs	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3208      	adds	r2, #8
 8002d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	220f      	movs	r2, #15
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4013      	ands	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	08da      	lsrs	r2, r3, #3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3208      	adds	r2, #8
 8002da4:	6939      	ldr	r1, [r7, #16]
 8002da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	2203      	movs	r2, #3
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 0203 	and.w	r2, r3, #3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8094 	beq.w	8002f14 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dec:	4b52      	ldr	r3, [pc, #328]	; (8002f38 <HAL_GPIO_Init+0x2c0>)
 8002dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df0:	4a51      	ldr	r2, [pc, #324]	; (8002f38 <HAL_GPIO_Init+0x2c0>)
 8002df2:	f043 0301 	orr.w	r3, r3, #1
 8002df6:	6613      	str	r3, [r2, #96]	; 0x60
 8002df8:	4b4f      	ldr	r3, [pc, #316]	; (8002f38 <HAL_GPIO_Init+0x2c0>)
 8002dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e04:	4a4d      	ldr	r2, [pc, #308]	; (8002f3c <HAL_GPIO_Init+0x2c4>)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	089b      	lsrs	r3, r3, #2
 8002e0a:	3302      	adds	r3, #2
 8002e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	220f      	movs	r2, #15
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	4013      	ands	r3, r2
 8002e26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e2e:	d00d      	beq.n	8002e4c <HAL_GPIO_Init+0x1d4>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a43      	ldr	r2, [pc, #268]	; (8002f40 <HAL_GPIO_Init+0x2c8>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d007      	beq.n	8002e48 <HAL_GPIO_Init+0x1d0>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a42      	ldr	r2, [pc, #264]	; (8002f44 <HAL_GPIO_Init+0x2cc>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d101      	bne.n	8002e44 <HAL_GPIO_Init+0x1cc>
 8002e40:	2302      	movs	r3, #2
 8002e42:	e004      	b.n	8002e4e <HAL_GPIO_Init+0x1d6>
 8002e44:	2307      	movs	r3, #7
 8002e46:	e002      	b.n	8002e4e <HAL_GPIO_Init+0x1d6>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <HAL_GPIO_Init+0x1d6>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	f002 0203 	and.w	r2, r2, #3
 8002e54:	0092      	lsls	r2, r2, #2
 8002e56:	4093      	lsls	r3, r2
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e5e:	4937      	ldr	r1, [pc, #220]	; (8002f3c <HAL_GPIO_Init+0x2c4>)
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	089b      	lsrs	r3, r3, #2
 8002e64:	3302      	adds	r3, #2
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e6c:	4b36      	ldr	r3, [pc, #216]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	43db      	mvns	r3, r3
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d003      	beq.n	8002e90 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e90:	4a2d      	ldr	r2, [pc, #180]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e96:	4b2c      	ldr	r3, [pc, #176]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	43db      	mvns	r3, r3
 8002ea0:	693a      	ldr	r2, [r7, #16]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002eba:	4a23      	ldr	r2, [pc, #140]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ec0:	4b21      	ldr	r3, [pc, #132]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d003      	beq.n	8002ee4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ee4:	4a18      	ldr	r2, [pc, #96]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002eea:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d003      	beq.n	8002f0e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f0e:	4a0e      	ldr	r2, [pc, #56]	; (8002f48 <HAL_GPIO_Init+0x2d0>)
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	3301      	adds	r3, #1
 8002f18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f47f aeaf 	bne.w	8002c88 <HAL_GPIO_Init+0x10>
  }
}
 8002f2a:	bf00      	nop
 8002f2c:	bf00      	nop
 8002f2e:	371c      	adds	r7, #28
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	40010000 	.word	0x40010000
 8002f40:	48000400 	.word	0x48000400
 8002f44:	48000800 	.word	0x48000800
 8002f48:	40010400 	.word	0x40010400

08002f4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	807b      	strh	r3, [r7, #2]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f5c:	787b      	ldrb	r3, [r7, #1]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d003      	beq.n	8002f6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f62:	887a      	ldrh	r2, [r7, #2]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f68:	e002      	b.n	8002f70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f6a:	887a      	ldrh	r2, [r7, #2]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e081      	b.n	8003092 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d106      	bne.n	8002fa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff f9d2 	bl	800234c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2224      	movs	r2, #36	; 0x24
 8002fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0201 	bic.w	r2, r2, #1
 8002fbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fcc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fdc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d107      	bne.n	8002ff6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	e006      	b.n	8003004 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003002:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	2b02      	cmp	r3, #2
 800300a:	d104      	bne.n	8003016 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003014:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003024:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003028:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68da      	ldr	r2, [r3, #12]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003038:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69d9      	ldr	r1, [r3, #28]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a1a      	ldr	r2, [r3, #32]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2220      	movs	r2, #32
 800307e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b088      	sub	sp, #32
 80030a0:	af02      	add	r7, sp, #8
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	4608      	mov	r0, r1
 80030a6:	4611      	mov	r1, r2
 80030a8:	461a      	mov	r2, r3
 80030aa:	4603      	mov	r3, r0
 80030ac:	817b      	strh	r3, [r7, #10]
 80030ae:	460b      	mov	r3, r1
 80030b0:	813b      	strh	r3, [r7, #8]
 80030b2:	4613      	mov	r3, r2
 80030b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b20      	cmp	r3, #32
 80030c0:	f040 80f9 	bne.w	80032b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <HAL_I2C_Mem_Write+0x34>
 80030ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d105      	bne.n	80030dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0ed      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_I2C_Mem_Write+0x4e>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e0e6      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030f2:	f7ff fc01 	bl	80028f8 <HAL_GetTick>
 80030f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	2319      	movs	r3, #25
 80030fe:	2201      	movs	r2, #1
 8003100:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fac3 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0d1      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2221      	movs	r2, #33	; 0x21
 8003118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2240      	movs	r2, #64	; 0x40
 8003120:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a3a      	ldr	r2, [r7, #32]
 800312e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003134:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800313c:	88f8      	ldrh	r0, [r7, #6]
 800313e:	893a      	ldrh	r2, [r7, #8]
 8003140:	8979      	ldrh	r1, [r7, #10]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	9301      	str	r3, [sp, #4]
 8003146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	4603      	mov	r3, r0
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f000 f9d3 	bl	80034f8 <I2C_RequestMemoryWrite>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d005      	beq.n	8003164 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e0a9      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003168:	b29b      	uxth	r3, r3
 800316a:	2bff      	cmp	r3, #255	; 0xff
 800316c:	d90e      	bls.n	800318c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	22ff      	movs	r2, #255	; 0xff
 8003172:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003178:	b2da      	uxtb	r2, r3
 800317a:	8979      	ldrh	r1, [r7, #10]
 800317c:	2300      	movs	r3, #0
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f000 fc2b 	bl	80039e0 <I2C_TransferConfig>
 800318a:	e00f      	b.n	80031ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003190:	b29a      	uxth	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319a:	b2da      	uxtb	r2, r3
 800319c:	8979      	ldrh	r1, [r7, #10]
 800319e:	2300      	movs	r3, #0
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031a6:	68f8      	ldr	r0, [r7, #12]
 80031a8:	f000 fc1a 	bl	80039e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 faad 	bl	8003710 <I2C_WaitOnTXISFlagUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e07b      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c4:	781a      	ldrb	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d034      	beq.n	8003264 <HAL_I2C_Mem_Write+0x1c8>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d130      	bne.n	8003264 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003208:	2200      	movs	r2, #0
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	68f8      	ldr	r0, [r7, #12]
 800320e:	f000 fa3f 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e04d      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	2bff      	cmp	r3, #255	; 0xff
 8003224:	d90e      	bls.n	8003244 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	22ff      	movs	r2, #255	; 0xff
 800322a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003230:	b2da      	uxtb	r2, r3
 8003232:	8979      	ldrh	r1, [r7, #10]
 8003234:	2300      	movs	r3, #0
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f000 fbcf 	bl	80039e0 <I2C_TransferConfig>
 8003242:	e00f      	b.n	8003264 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003248:	b29a      	uxth	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003252:	b2da      	uxtb	r2, r3
 8003254:	8979      	ldrh	r1, [r7, #10]
 8003256:	2300      	movs	r3, #0
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800325e:	68f8      	ldr	r0, [r7, #12]
 8003260:	f000 fbbe 	bl	80039e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d19e      	bne.n	80031ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 fa8c 	bl	8003790 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e01a      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2220      	movs	r2, #32
 8003288:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6859      	ldr	r1, [r3, #4]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4b0a      	ldr	r3, [pc, #40]	; (80032c0 <HAL_I2C_Mem_Write+0x224>)
 8003296:	400b      	ands	r3, r1
 8003298:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2220      	movs	r2, #32
 800329e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	e000      	b.n	80032b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80032b6:	2302      	movs	r3, #2
  }
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	fe00e800 	.word	0xfe00e800

080032c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af02      	add	r7, sp, #8
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	4608      	mov	r0, r1
 80032ce:	4611      	mov	r1, r2
 80032d0:	461a      	mov	r2, r3
 80032d2:	4603      	mov	r3, r0
 80032d4:	817b      	strh	r3, [r7, #10]
 80032d6:	460b      	mov	r3, r1
 80032d8:	813b      	strh	r3, [r7, #8]
 80032da:	4613      	mov	r3, r2
 80032dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b20      	cmp	r3, #32
 80032e8:	f040 80fd 	bne.w	80034e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <HAL_I2C_Mem_Read+0x34>
 80032f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d105      	bne.n	8003304 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e0f1      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800330a:	2b01      	cmp	r3, #1
 800330c:	d101      	bne.n	8003312 <HAL_I2C_Mem_Read+0x4e>
 800330e:	2302      	movs	r3, #2
 8003310:	e0ea      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800331a:	f7ff faed 	bl	80028f8 <HAL_GetTick>
 800331e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2319      	movs	r3, #25
 8003326:	2201      	movs	r2, #1
 8003328:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f9af 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e0d5      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2222      	movs	r2, #34	; 0x22
 8003340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2240      	movs	r2, #64	; 0x40
 8003348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6a3a      	ldr	r2, [r7, #32]
 8003356:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800335c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003364:	88f8      	ldrh	r0, [r7, #6]
 8003366:	893a      	ldrh	r2, [r7, #8]
 8003368:	8979      	ldrh	r1, [r7, #10]
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	4603      	mov	r3, r0
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f000 f913 	bl	80035a0 <I2C_RequestMemoryRead>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0ad      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003390:	b29b      	uxth	r3, r3
 8003392:	2bff      	cmp	r3, #255	; 0xff
 8003394:	d90e      	bls.n	80033b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	22ff      	movs	r2, #255	; 0xff
 800339a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	8979      	ldrh	r1, [r7, #10]
 80033a4:	4b52      	ldr	r3, [pc, #328]	; (80034f0 <HAL_I2C_Mem_Read+0x22c>)
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 fb17 	bl	80039e0 <I2C_TransferConfig>
 80033b2:	e00f      	b.n	80033d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	b2da      	uxtb	r2, r3
 80033c4:	8979      	ldrh	r1, [r7, #10]
 80033c6:	4b4a      	ldr	r3, [pc, #296]	; (80034f0 <HAL_I2C_Mem_Read+0x22c>)
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 fb06 	bl	80039e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033da:	2200      	movs	r2, #0
 80033dc:	2104      	movs	r1, #4
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f956 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e07c      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	b2d2      	uxtb	r2, r2
 80033fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003400:	1c5a      	adds	r2, r3, #1
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340a:	3b01      	subs	r3, #1
 800340c:	b29a      	uxth	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d034      	beq.n	8003494 <HAL_I2C_Mem_Read+0x1d0>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342e:	2b00      	cmp	r3, #0
 8003430:	d130      	bne.n	8003494 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003438:	2200      	movs	r2, #0
 800343a:	2180      	movs	r1, #128	; 0x80
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f927 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e04d      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	2bff      	cmp	r3, #255	; 0xff
 8003454:	d90e      	bls.n	8003474 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	22ff      	movs	r2, #255	; 0xff
 800345a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003460:	b2da      	uxtb	r2, r3
 8003462:	8979      	ldrh	r1, [r7, #10]
 8003464:	2300      	movs	r3, #0
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f000 fab7 	bl	80039e0 <I2C_TransferConfig>
 8003472:	e00f      	b.n	8003494 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29a      	uxth	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003482:	b2da      	uxtb	r2, r3
 8003484:	8979      	ldrh	r1, [r7, #10]
 8003486:	2300      	movs	r3, #0
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 faa6 	bl	80039e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d19a      	bne.n	80033d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 f974 	bl	8003790 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e01a      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2220      	movs	r2, #32
 80034b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6859      	ldr	r1, [r3, #4]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <HAL_I2C_Mem_Read+0x230>)
 80034c6:	400b      	ands	r3, r1
 80034c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2220      	movs	r2, #32
 80034ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80034e2:	2300      	movs	r3, #0
 80034e4:	e000      	b.n	80034e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80034e6:	2302      	movs	r3, #2
  }
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3718      	adds	r7, #24
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	80002400 	.word	0x80002400
 80034f4:	fe00e800 	.word	0xfe00e800

080034f8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af02      	add	r7, sp, #8
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	4608      	mov	r0, r1
 8003502:	4611      	mov	r1, r2
 8003504:	461a      	mov	r2, r3
 8003506:	4603      	mov	r3, r0
 8003508:	817b      	strh	r3, [r7, #10]
 800350a:	460b      	mov	r3, r1
 800350c:	813b      	strh	r3, [r7, #8]
 800350e:	4613      	mov	r3, r2
 8003510:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003512:	88fb      	ldrh	r3, [r7, #6]
 8003514:	b2da      	uxtb	r2, r3
 8003516:	8979      	ldrh	r1, [r7, #10]
 8003518:	4b20      	ldr	r3, [pc, #128]	; (800359c <I2C_RequestMemoryWrite+0xa4>)
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 fa5d 	bl	80039e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003526:	69fa      	ldr	r2, [r7, #28]
 8003528:	69b9      	ldr	r1, [r7, #24]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 f8f0 	bl	8003710 <I2C_WaitOnTXISFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e02c      	b.n	8003594 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d105      	bne.n	800354c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003540:	893b      	ldrh	r3, [r7, #8]
 8003542:	b2da      	uxtb	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	629a      	str	r2, [r3, #40]	; 0x28
 800354a:	e015      	b.n	8003578 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800354c:	893b      	ldrh	r3, [r7, #8]
 800354e:	0a1b      	lsrs	r3, r3, #8
 8003550:	b29b      	uxth	r3, r3
 8003552:	b2da      	uxtb	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800355a:	69fa      	ldr	r2, [r7, #28]
 800355c:	69b9      	ldr	r1, [r7, #24]
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 f8d6 	bl	8003710 <I2C_WaitOnTXISFlagUntilTimeout>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e012      	b.n	8003594 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800356e:	893b      	ldrh	r3, [r7, #8]
 8003570:	b2da      	uxtb	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	2200      	movs	r2, #0
 8003580:	2180      	movs	r1, #128	; 0x80
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f884 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	80002000 	.word	0x80002000

080035a0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af02      	add	r7, sp, #8
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	4608      	mov	r0, r1
 80035aa:	4611      	mov	r1, r2
 80035ac:	461a      	mov	r2, r3
 80035ae:	4603      	mov	r3, r0
 80035b0:	817b      	strh	r3, [r7, #10]
 80035b2:	460b      	mov	r3, r1
 80035b4:	813b      	strh	r3, [r7, #8]
 80035b6:	4613      	mov	r3, r2
 80035b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	8979      	ldrh	r1, [r7, #10]
 80035c0:	4b20      	ldr	r3, [pc, #128]	; (8003644 <I2C_RequestMemoryRead+0xa4>)
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	2300      	movs	r3, #0
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 fa0a 	bl	80039e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035cc:	69fa      	ldr	r2, [r7, #28]
 80035ce:	69b9      	ldr	r1, [r7, #24]
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f000 f89d 	bl	8003710 <I2C_WaitOnTXISFlagUntilTimeout>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e02c      	b.n	800363a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d105      	bne.n	80035f2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035e6:	893b      	ldrh	r3, [r7, #8]
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	629a      	str	r2, [r3, #40]	; 0x28
 80035f0:	e015      	b.n	800361e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035f2:	893b      	ldrh	r3, [r7, #8]
 80035f4:	0a1b      	lsrs	r3, r3, #8
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003600:	69fa      	ldr	r2, [r7, #28]
 8003602:	69b9      	ldr	r1, [r7, #24]
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f000 f883 	bl	8003710 <I2C_WaitOnTXISFlagUntilTimeout>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e012      	b.n	800363a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003614:	893b      	ldrh	r3, [r7, #8]
 8003616:	b2da      	uxtb	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2200      	movs	r2, #0
 8003626:	2140      	movs	r1, #64	; 0x40
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 f831 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e000      	b.n	800363a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	80002000 	.word	0x80002000

08003648 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b02      	cmp	r3, #2
 800365c:	d103      	bne.n	8003666 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2200      	movs	r2, #0
 8003664:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	d007      	beq.n	8003684 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699a      	ldr	r2, [r3, #24]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f042 0201 	orr.w	r2, r2, #1
 8003682:	619a      	str	r2, [r3, #24]
  }
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	4613      	mov	r3, r2
 800369e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a0:	e022      	b.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a8:	d01e      	beq.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036aa:	f7ff f925 	bl	80028f8 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d302      	bcc.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d113      	bne.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c4:	f043 0220 	orr.w	r2, r3, #32
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e00f      	b.n	8003708 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699a      	ldr	r2, [r3, #24]
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	4013      	ands	r3, r2
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	bf0c      	ite	eq
 80036f8:	2301      	moveq	r3, #1
 80036fa:	2300      	movne	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	461a      	mov	r2, r3
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	429a      	cmp	r2, r3
 8003704:	d0cd      	beq.n	80036a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800371c:	e02c      	b.n	8003778 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68b9      	ldr	r1, [r7, #8]
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f870 	bl	8003808 <I2C_IsErrorOccurred>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e02a      	b.n	8003788 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003738:	d01e      	beq.n	8003778 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800373a:	f7ff f8dd 	bl	80028f8 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	429a      	cmp	r2, r3
 8003748:	d302      	bcc.n	8003750 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d113      	bne.n	8003778 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e007      	b.n	8003788 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b02      	cmp	r3, #2
 8003784:	d1cb      	bne.n	800371e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800379c:	e028      	b.n	80037f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	68b9      	ldr	r1, [r7, #8]
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 f830 	bl	8003808 <I2C_IsErrorOccurred>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e026      	b.n	8003800 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b2:	f7ff f8a1 	bl	80028f8 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d302      	bcc.n	80037c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d113      	bne.n	80037f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037cc:	f043 0220 	orr.w	r2, r3, #32
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e007      	b.n	8003800 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	f003 0320 	and.w	r3, r3, #32
 80037fa:	2b20      	cmp	r3, #32
 80037fc:	d1cf      	bne.n	800379e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08a      	sub	sp, #40	; 0x28
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003814:	2300      	movs	r3, #0
 8003816:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003822:	2300      	movs	r3, #0
 8003824:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	f003 0310 	and.w	r3, r3, #16
 8003830:	2b00      	cmp	r3, #0
 8003832:	d075      	beq.n	8003920 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2210      	movs	r2, #16
 800383a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800383c:	e056      	b.n	80038ec <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003844:	d052      	beq.n	80038ec <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003846:	f7ff f857 	bl	80028f8 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	429a      	cmp	r2, r3
 8003854:	d302      	bcc.n	800385c <I2C_IsErrorOccurred+0x54>
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d147      	bne.n	80038ec <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003866:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800386e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800387a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800387e:	d12e      	bne.n	80038de <I2C_IsErrorOccurred+0xd6>
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003886:	d02a      	beq.n	80038de <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003888:	7cfb      	ldrb	r3, [r7, #19]
 800388a:	2b20      	cmp	r3, #32
 800388c:	d027      	beq.n	80038de <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800389c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800389e:	f7ff f82b 	bl	80028f8 <HAL_GetTick>
 80038a2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038a4:	e01b      	b.n	80038de <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038a6:	f7ff f827 	bl	80028f8 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b19      	cmp	r3, #25
 80038b2:	d914      	bls.n	80038de <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b8:	f043 0220 	orr.w	r2, r3, #32
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	f003 0320 	and.w	r3, r3, #32
 80038e8:	2b20      	cmp	r3, #32
 80038ea:	d1dc      	bne.n	80038a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	f003 0320 	and.w	r3, r3, #32
 80038f6:	2b20      	cmp	r3, #32
 80038f8:	d003      	beq.n	8003902 <I2C_IsErrorOccurred+0xfa>
 80038fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d09d      	beq.n	800383e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003902:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003906:	2b00      	cmp	r3, #0
 8003908:	d103      	bne.n	8003912 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2220      	movs	r2, #32
 8003910:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	f043 0304 	orr.w	r3, r3, #4
 8003918:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00b      	beq.n	800394a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	f043 0301 	orr.w	r3, r3, #1
 8003938:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003942:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00b      	beq.n	800396c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003954:	6a3b      	ldr	r3, [r7, #32]
 8003956:	f043 0308 	orr.w	r3, r3, #8
 800395a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003964:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00b      	beq.n	800398e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	f043 0302 	orr.w	r3, r3, #2
 800397c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003986:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800398e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003992:	2b00      	cmp	r3, #0
 8003994:	d01c      	beq.n	80039d0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f7ff fe56 	bl	8003648 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6859      	ldr	r1, [r3, #4]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	4b0d      	ldr	r3, [pc, #52]	; (80039dc <I2C_IsErrorOccurred+0x1d4>)
 80039a8:	400b      	ands	r3, r1
 80039aa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039b0:	6a3b      	ldr	r3, [r7, #32]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80039d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3728      	adds	r7, #40	; 0x28
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	fe00e800 	.word	0xfe00e800

080039e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	607b      	str	r3, [r7, #4]
 80039ea:	460b      	mov	r3, r1
 80039ec:	817b      	strh	r3, [r7, #10]
 80039ee:	4613      	mov	r3, r2
 80039f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039f2:	897b      	ldrh	r3, [r7, #10]
 80039f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039f8:	7a7b      	ldrb	r3, [r7, #9]
 80039fa:	041b      	lsls	r3, r3, #16
 80039fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a06:	6a3b      	ldr	r3, [r7, #32]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685a      	ldr	r2, [r3, #4]
 8003a16:	6a3b      	ldr	r3, [r7, #32]
 8003a18:	0d5b      	lsrs	r3, r3, #21
 8003a1a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003a1e:	4b08      	ldr	r3, [pc, #32]	; (8003a40 <I2C_TransferConfig+0x60>)
 8003a20:	430b      	orrs	r3, r1
 8003a22:	43db      	mvns	r3, r3
 8003a24:	ea02 0103 	and.w	r1, r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	697a      	ldr	r2, [r7, #20]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a32:	bf00      	nop
 8003a34:	371c      	adds	r7, #28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	03ff63ff 	.word	0x03ff63ff

08003a44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b20      	cmp	r3, #32
 8003a58:	d138      	bne.n	8003acc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a64:	2302      	movs	r3, #2
 8003a66:	e032      	b.n	8003ace <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2224      	movs	r2, #36	; 0x24
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0201 	bic.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6819      	ldr	r1, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0201 	orr.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2220      	movs	r2, #32
 8003abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	e000      	b.n	8003ace <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003acc:	2302      	movs	r3, #2
  }
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b085      	sub	sp, #20
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
 8003ae2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b20      	cmp	r3, #32
 8003aee:	d139      	bne.n	8003b64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e033      	b.n	8003b66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2224      	movs	r2, #36	; 0x24
 8003b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0201 	bic.w	r2, r2, #1
 8003b1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	021b      	lsls	r3, r3, #8
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0201 	orr.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b60:	2300      	movs	r3, #0
 8003b62:	e000      	b.n	8003b66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b64:	2302      	movs	r3, #2
  }
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3714      	adds	r7, #20
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
	...

08003b74 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a04      	ldr	r2, [pc, #16]	; (8003b90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b82:	6013      	str	r3, [r2, #0]
}
 8003b84:	bf00      	nop
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40007000 	.word	0x40007000

08003b94 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b98:	4b04      	ldr	r3, [pc, #16]	; (8003bac <HAL_PWREx_GetVoltageRange+0x18>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	40007000 	.word	0x40007000

08003bb0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bbe:	d130      	bne.n	8003c22 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bc0:	4b23      	ldr	r3, [pc, #140]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bcc:	d038      	beq.n	8003c40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bce:	4b20      	ldr	r3, [pc, #128]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003bd6:	4a1e      	ldr	r2, [pc, #120]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bdc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003bde:	4b1d      	ldr	r3, [pc, #116]	; (8003c54 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2232      	movs	r2, #50	; 0x32
 8003be4:	fb02 f303 	mul.w	r3, r2, r3
 8003be8:	4a1b      	ldr	r2, [pc, #108]	; (8003c58 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003bea:	fba2 2303 	umull	r2, r3, r2, r3
 8003bee:	0c9b      	lsrs	r3, r3, #18
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bf4:	e002      	b.n	8003bfc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bfc:	4b14      	ldr	r3, [pc, #80]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c08:	d102      	bne.n	8003c10 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1f2      	bne.n	8003bf6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c10:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c1c:	d110      	bne.n	8003c40 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e00f      	b.n	8003c42 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c22:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c2e:	d007      	beq.n	8003c40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c30:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c38:	4a05      	ldr	r2, [pc, #20]	; (8003c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c3e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	40007000 	.word	0x40007000
 8003c54:	20000090 	.word	0x20000090
 8003c58:	431bde83 	.word	0x431bde83

08003c5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b088      	sub	sp, #32
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d102      	bne.n	8003c70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	f000 bc02 	b.w	8004474 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c70:	4b96      	ldr	r3, [pc, #600]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 030c 	and.w	r3, r3, #12
 8003c78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c7a:	4b94      	ldr	r3, [pc, #592]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
 8003c82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 80e4 	beq.w	8003e5a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d007      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x4c>
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	2b0c      	cmp	r3, #12
 8003c9c:	f040 808b 	bne.w	8003db6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	f040 8087 	bne.w	8003db6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ca8:	4b88      	ldr	r3, [pc, #544]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d005      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x64>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e3d9      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1a      	ldr	r2, [r3, #32]
 8003cc4:	4b81      	ldr	r3, [pc, #516]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d004      	beq.n	8003cda <HAL_RCC_OscConfig+0x7e>
 8003cd0:	4b7e      	ldr	r3, [pc, #504]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cd8:	e005      	b.n	8003ce6 <HAL_RCC_OscConfig+0x8a>
 8003cda:	4b7c      	ldr	r3, [pc, #496]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ce0:	091b      	lsrs	r3, r3, #4
 8003ce2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d223      	bcs.n	8003d32 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 fd8c 	bl	800480c <RCC_SetFlashLatencyFromMSIRange>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e3ba      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cfe:	4b73      	ldr	r3, [pc, #460]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a72      	ldr	r2, [pc, #456]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d04:	f043 0308 	orr.w	r3, r3, #8
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	4b70      	ldr	r3, [pc, #448]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	496d      	ldr	r1, [pc, #436]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d1c:	4b6b      	ldr	r3, [pc, #428]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	021b      	lsls	r3, r3, #8
 8003d2a:	4968      	ldr	r1, [pc, #416]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	604b      	str	r3, [r1, #4]
 8003d30:	e025      	b.n	8003d7e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d32:	4b66      	ldr	r3, [pc, #408]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a65      	ldr	r2, [pc, #404]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d38:	f043 0308 	orr.w	r3, r3, #8
 8003d3c:	6013      	str	r3, [r2, #0]
 8003d3e:	4b63      	ldr	r3, [pc, #396]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	4960      	ldr	r1, [pc, #384]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d50:	4b5e      	ldr	r3, [pc, #376]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	021b      	lsls	r3, r3, #8
 8003d5e:	495b      	ldr	r1, [pc, #364]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d109      	bne.n	8003d7e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 fd4c 	bl	800480c <RCC_SetFlashLatencyFromMSIRange>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e37a      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d7e:	f000 fc81 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b51      	ldr	r3, [pc, #324]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	4950      	ldr	r1, [pc, #320]	; (8003ed0 <HAL_RCC_OscConfig+0x274>)
 8003d90:	5ccb      	ldrb	r3, [r1, r3]
 8003d92:	f003 031f 	and.w	r3, r3, #31
 8003d96:	fa22 f303 	lsr.w	r3, r2, r3
 8003d9a:	4a4e      	ldr	r2, [pc, #312]	; (8003ed4 <HAL_RCC_OscConfig+0x278>)
 8003d9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d9e:	4b4e      	ldr	r3, [pc, #312]	; (8003ed8 <HAL_RCC_OscConfig+0x27c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fe fd58 	bl	8002858 <HAL_InitTick>
 8003da8:	4603      	mov	r3, r0
 8003daa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d052      	beq.n	8003e58 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	e35e      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d032      	beq.n	8003e24 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003dbe:	4b43      	ldr	r3, [pc, #268]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a42      	ldr	r2, [pc, #264]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dca:	f7fe fd95 	bl	80028f8 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dd2:	f7fe fd91 	bl	80028f8 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e347      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003de4:	4b39      	ldr	r3, [pc, #228]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003df0:	4b36      	ldr	r3, [pc, #216]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a35      	ldr	r2, [pc, #212]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003df6:	f043 0308 	orr.w	r3, r3, #8
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	4b33      	ldr	r3, [pc, #204]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	4930      	ldr	r1, [pc, #192]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e0e:	4b2f      	ldr	r3, [pc, #188]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	021b      	lsls	r3, r3, #8
 8003e1c:	492b      	ldr	r1, [pc, #172]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	604b      	str	r3, [r1, #4]
 8003e22:	e01a      	b.n	8003e5a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e24:	4b29      	ldr	r3, [pc, #164]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a28      	ldr	r2, [pc, #160]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e2a:	f023 0301 	bic.w	r3, r3, #1
 8003e2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e30:	f7fe fd62 	bl	80028f8 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e38:	f7fe fd5e 	bl	80028f8 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e314      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e4a:	4b20      	ldr	r3, [pc, #128]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1f0      	bne.n	8003e38 <HAL_RCC_OscConfig+0x1dc>
 8003e56:	e000      	b.n	8003e5a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d073      	beq.n	8003f4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d005      	beq.n	8003e78 <HAL_RCC_OscConfig+0x21c>
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	2b0c      	cmp	r3, #12
 8003e70:	d10e      	bne.n	8003e90 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2b03      	cmp	r3, #3
 8003e76:	d10b      	bne.n	8003e90 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e78:	4b14      	ldr	r3, [pc, #80]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d063      	beq.n	8003f4c <HAL_RCC_OscConfig+0x2f0>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d15f      	bne.n	8003f4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e2f1      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e98:	d106      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x24c>
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a0b      	ldr	r2, [pc, #44]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	e025      	b.n	8003ef4 <HAL_RCC_OscConfig+0x298>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eb0:	d114      	bne.n	8003edc <HAL_RCC_OscConfig+0x280>
 8003eb2:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a05      	ldr	r2, [pc, #20]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a02      	ldr	r2, [pc, #8]	; (8003ecc <HAL_RCC_OscConfig+0x270>)
 8003ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec8:	6013      	str	r3, [r2, #0]
 8003eca:	e013      	b.n	8003ef4 <HAL_RCC_OscConfig+0x298>
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	0800c290 	.word	0x0800c290
 8003ed4:	20000090 	.word	0x20000090
 8003ed8:	20000094 	.word	0x20000094
 8003edc:	4ba0      	ldr	r3, [pc, #640]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a9f      	ldr	r2, [pc, #636]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003ee2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ee6:	6013      	str	r3, [r2, #0]
 8003ee8:	4b9d      	ldr	r3, [pc, #628]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a9c      	ldr	r2, [pc, #624]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d013      	beq.n	8003f24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fe fcfc 	bl	80028f8 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f04:	f7fe fcf8 	bl	80028f8 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b64      	cmp	r3, #100	; 0x64
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e2ae      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f16:	4b92      	ldr	r3, [pc, #584]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0f0      	beq.n	8003f04 <HAL_RCC_OscConfig+0x2a8>
 8003f22:	e014      	b.n	8003f4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f24:	f7fe fce8 	bl	80028f8 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f2c:	f7fe fce4 	bl	80028f8 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b64      	cmp	r3, #100	; 0x64
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e29a      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f3e:	4b88      	ldr	r3, [pc, #544]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x2d0>
 8003f4a:	e000      	b.n	8003f4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d060      	beq.n	800401c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d005      	beq.n	8003f6c <HAL_RCC_OscConfig+0x310>
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	2b0c      	cmp	r3, #12
 8003f64:	d119      	bne.n	8003f9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d116      	bne.n	8003f9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f6c:	4b7c      	ldr	r3, [pc, #496]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_OscConfig+0x328>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e277      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f84:	4b76      	ldr	r3, [pc, #472]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	061b      	lsls	r3, r3, #24
 8003f92:	4973      	ldr	r1, [pc, #460]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f98:	e040      	b.n	800401c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d023      	beq.n	8003fea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fa2:	4b6f      	ldr	r3, [pc, #444]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a6e      	ldr	r2, [pc, #440]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fae:	f7fe fca3 	bl	80028f8 <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fb4:	e008      	b.n	8003fc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fb6:	f7fe fc9f 	bl	80028f8 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e255      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fc8:	4b65      	ldr	r3, [pc, #404]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0f0      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd4:	4b62      	ldr	r3, [pc, #392]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	061b      	lsls	r3, r3, #24
 8003fe2:	495f      	ldr	r1, [pc, #380]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	604b      	str	r3, [r1, #4]
 8003fe8:	e018      	b.n	800401c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fea:	4b5d      	ldr	r3, [pc, #372]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a5c      	ldr	r2, [pc, #368]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8003ff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff6:	f7fe fc7f 	bl	80028f8 <HAL_GetTick>
 8003ffa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ffc:	e008      	b.n	8004010 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ffe:	f7fe fc7b 	bl	80028f8 <HAL_GetTick>
 8004002:	4602      	mov	r2, r0
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	1ad3      	subs	r3, r2, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d901      	bls.n	8004010 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e231      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004010:	4b53      	ldr	r3, [pc, #332]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f0      	bne.n	8003ffe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d03c      	beq.n	80040a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d01c      	beq.n	800406a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004030:	4b4b      	ldr	r3, [pc, #300]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004032:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004036:	4a4a      	ldr	r2, [pc, #296]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004038:	f043 0301 	orr.w	r3, r3, #1
 800403c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004040:	f7fe fc5a 	bl	80028f8 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004048:	f7fe fc56 	bl	80028f8 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e20c      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800405a:	4b41      	ldr	r3, [pc, #260]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 800405c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0ef      	beq.n	8004048 <HAL_RCC_OscConfig+0x3ec>
 8004068:	e01b      	b.n	80040a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800406a:	4b3d      	ldr	r3, [pc, #244]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 800406c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004070:	4a3b      	ldr	r2, [pc, #236]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004072:	f023 0301 	bic.w	r3, r3, #1
 8004076:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800407a:	f7fe fc3d 	bl	80028f8 <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004082:	f7fe fc39 	bl	80028f8 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e1ef      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004094:	4b32      	ldr	r3, [pc, #200]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1ef      	bne.n	8004082 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f000 80a6 	beq.w	80041fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040b0:	2300      	movs	r3, #0
 80040b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80040b4:	4b2a      	ldr	r3, [pc, #168]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 80040b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10d      	bne.n	80040dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040c0:	4b27      	ldr	r3, [pc, #156]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 80040c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c4:	4a26      	ldr	r2, [pc, #152]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 80040c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040ca:	6593      	str	r3, [r2, #88]	; 0x58
 80040cc:	4b24      	ldr	r3, [pc, #144]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 80040ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d4:	60bb      	str	r3, [r7, #8]
 80040d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040d8:	2301      	movs	r3, #1
 80040da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040dc:	4b21      	ldr	r3, [pc, #132]	; (8004164 <HAL_RCC_OscConfig+0x508>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d118      	bne.n	800411a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040e8:	4b1e      	ldr	r3, [pc, #120]	; (8004164 <HAL_RCC_OscConfig+0x508>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a1d      	ldr	r2, [pc, #116]	; (8004164 <HAL_RCC_OscConfig+0x508>)
 80040ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f4:	f7fe fc00 	bl	80028f8 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fc:	f7fe fbfc 	bl	80028f8 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e1b2      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800410e:	4b15      	ldr	r3, [pc, #84]	; (8004164 <HAL_RCC_OscConfig+0x508>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004116:	2b00      	cmp	r3, #0
 8004118:	d0f0      	beq.n	80040fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d108      	bne.n	8004134 <HAL_RCC_OscConfig+0x4d8>
 8004122:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004128:	4a0d      	ldr	r2, [pc, #52]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004132:	e029      	b.n	8004188 <HAL_RCC_OscConfig+0x52c>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	2b05      	cmp	r3, #5
 800413a:	d115      	bne.n	8004168 <HAL_RCC_OscConfig+0x50c>
 800413c:	4b08      	ldr	r3, [pc, #32]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 800413e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004142:	4a07      	ldr	r2, [pc, #28]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004144:	f043 0304 	orr.w	r3, r3, #4
 8004148:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800414c:	4b04      	ldr	r3, [pc, #16]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 800414e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004152:	4a03      	ldr	r2, [pc, #12]	; (8004160 <HAL_RCC_OscConfig+0x504>)
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800415c:	e014      	b.n	8004188 <HAL_RCC_OscConfig+0x52c>
 800415e:	bf00      	nop
 8004160:	40021000 	.word	0x40021000
 8004164:	40007000 	.word	0x40007000
 8004168:	4b9a      	ldr	r3, [pc, #616]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800416e:	4a99      	ldr	r2, [pc, #612]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004170:	f023 0301 	bic.w	r3, r3, #1
 8004174:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004178:	4b96      	ldr	r3, [pc, #600]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800417a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800417e:	4a95      	ldr	r2, [pc, #596]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004180:	f023 0304 	bic.w	r3, r3, #4
 8004184:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d016      	beq.n	80041be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004190:	f7fe fbb2 	bl	80028f8 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004196:	e00a      	b.n	80041ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004198:	f7fe fbae 	bl	80028f8 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e162      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ae:	4b89      	ldr	r3, [pc, #548]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 80041b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0ed      	beq.n	8004198 <HAL_RCC_OscConfig+0x53c>
 80041bc:	e015      	b.n	80041ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041be:	f7fe fb9b 	bl	80028f8 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041c4:	e00a      	b.n	80041dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c6:	f7fe fb97 	bl	80028f8 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e14b      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041dc:	4b7d      	ldr	r3, [pc, #500]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 80041de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1ed      	bne.n	80041c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041ea:	7ffb      	ldrb	r3, [r7, #31]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d105      	bne.n	80041fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041f0:	4b78      	ldr	r3, [pc, #480]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 80041f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f4:	4a77      	ldr	r2, [pc, #476]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 80041f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041fa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b00      	cmp	r3, #0
 8004206:	d03c      	beq.n	8004282 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	2b00      	cmp	r3, #0
 800420e:	d01c      	beq.n	800424a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004210:	4b70      	ldr	r3, [pc, #448]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004212:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004216:	4a6f      	ldr	r2, [pc, #444]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004218:	f043 0301 	orr.w	r3, r3, #1
 800421c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004220:	f7fe fb6a 	bl	80028f8 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004228:	f7fe fb66 	bl	80028f8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e11c      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800423a:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800423c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0ef      	beq.n	8004228 <HAL_RCC_OscConfig+0x5cc>
 8004248:	e01b      	b.n	8004282 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800424a:	4b62      	ldr	r3, [pc, #392]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800424c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004250:	4a60      	ldr	r2, [pc, #384]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004252:	f023 0301 	bic.w	r3, r3, #1
 8004256:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425a:	f7fe fb4d 	bl	80028f8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004262:	f7fe fb49 	bl	80028f8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e0ff      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004274:	4b57      	ldr	r3, [pc, #348]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004276:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1ef      	bne.n	8004262 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 80f3 	beq.w	8004472 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004290:	2b02      	cmp	r3, #2
 8004292:	f040 80c9 	bne.w	8004428 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004296:	4b4f      	ldr	r3, [pc, #316]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f003 0203 	and.w	r2, r3, #3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d12c      	bne.n	8004304 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	3b01      	subs	r3, #1
 80042b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d123      	bne.n	8004304 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d11b      	bne.n	8004304 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042d8:	429a      	cmp	r2, r3
 80042da:	d113      	bne.n	8004304 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e6:	085b      	lsrs	r3, r3, #1
 80042e8:	3b01      	subs	r3, #1
 80042ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d109      	bne.n	8004304 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	085b      	lsrs	r3, r3, #1
 80042fc:	3b01      	subs	r3, #1
 80042fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004300:	429a      	cmp	r2, r3
 8004302:	d06b      	beq.n	80043dc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	2b0c      	cmp	r3, #12
 8004308:	d062      	beq.n	80043d0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800430a:	4b32      	ldr	r3, [pc, #200]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e0ac      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800431a:	4b2e      	ldr	r3, [pc, #184]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a2d      	ldr	r2, [pc, #180]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004320:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004324:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004326:	f7fe fae7 	bl	80028f8 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800432c:	e008      	b.n	8004340 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432e:	f7fe fae3 	bl	80028f8 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e099      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004340:	4b24      	ldr	r3, [pc, #144]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1f0      	bne.n	800432e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800434c:	4b21      	ldr	r3, [pc, #132]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	4b21      	ldr	r3, [pc, #132]	; (80043d8 <HAL_RCC_OscConfig+0x77c>)
 8004352:	4013      	ands	r3, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800435c:	3a01      	subs	r2, #1
 800435e:	0112      	lsls	r2, r2, #4
 8004360:	4311      	orrs	r1, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004366:	0212      	lsls	r2, r2, #8
 8004368:	4311      	orrs	r1, r2
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800436e:	0852      	lsrs	r2, r2, #1
 8004370:	3a01      	subs	r2, #1
 8004372:	0552      	lsls	r2, r2, #21
 8004374:	4311      	orrs	r1, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800437a:	0852      	lsrs	r2, r2, #1
 800437c:	3a01      	subs	r2, #1
 800437e:	0652      	lsls	r2, r2, #25
 8004380:	4311      	orrs	r1, r2
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004386:	06d2      	lsls	r2, r2, #27
 8004388:	430a      	orrs	r2, r1
 800438a:	4912      	ldr	r1, [pc, #72]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800438c:	4313      	orrs	r3, r2
 800438e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004390:	4b10      	ldr	r3, [pc, #64]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a0f      	ldr	r2, [pc, #60]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 8004396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800439a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800439c:	4b0d      	ldr	r3, [pc, #52]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4a0c      	ldr	r2, [pc, #48]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 80043a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043a8:	f7fe faa6 	bl	80028f8 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fe faa2 	bl	80028f8 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e058      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c2:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <HAL_RCC_OscConfig+0x778>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d0f0      	beq.n	80043b0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043ce:	e050      	b.n	8004472 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e04f      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
 80043d4:	40021000 	.word	0x40021000
 80043d8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043dc:	4b27      	ldr	r3, [pc, #156]	; (800447c <HAL_RCC_OscConfig+0x820>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d144      	bne.n	8004472 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043e8:	4b24      	ldr	r3, [pc, #144]	; (800447c <HAL_RCC_OscConfig+0x820>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a23      	ldr	r2, [pc, #140]	; (800447c <HAL_RCC_OscConfig+0x820>)
 80043ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043f4:	4b21      	ldr	r3, [pc, #132]	; (800447c <HAL_RCC_OscConfig+0x820>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4a20      	ldr	r2, [pc, #128]	; (800447c <HAL_RCC_OscConfig+0x820>)
 80043fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004400:	f7fe fa7a 	bl	80028f8 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004408:	f7fe fa76 	bl	80028f8 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e02c      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800441a:	4b18      	ldr	r3, [pc, #96]	; (800447c <HAL_RCC_OscConfig+0x820>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f0      	beq.n	8004408 <HAL_RCC_OscConfig+0x7ac>
 8004426:	e024      	b.n	8004472 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	2b0c      	cmp	r3, #12
 800442c:	d01f      	beq.n	800446e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800442e:	4b13      	ldr	r3, [pc, #76]	; (800447c <HAL_RCC_OscConfig+0x820>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a12      	ldr	r2, [pc, #72]	; (800447c <HAL_RCC_OscConfig+0x820>)
 8004434:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004438:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443a:	f7fe fa5d 	bl	80028f8 <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004442:	f7fe fa59 	bl	80028f8 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e00f      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004454:	4b09      	ldr	r3, [pc, #36]	; (800447c <HAL_RCC_OscConfig+0x820>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1f0      	bne.n	8004442 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004460:	4b06      	ldr	r3, [pc, #24]	; (800447c <HAL_RCC_OscConfig+0x820>)
 8004462:	68da      	ldr	r2, [r3, #12]
 8004464:	4905      	ldr	r1, [pc, #20]	; (800447c <HAL_RCC_OscConfig+0x820>)
 8004466:	4b06      	ldr	r3, [pc, #24]	; (8004480 <HAL_RCC_OscConfig+0x824>)
 8004468:	4013      	ands	r3, r2
 800446a:	60cb      	str	r3, [r1, #12]
 800446c:	e001      	b.n	8004472 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e000      	b.n	8004474 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3720      	adds	r7, #32
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	40021000 	.word	0x40021000
 8004480:	feeefffc 	.word	0xfeeefffc

08004484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0e7      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004498:	4b75      	ldr	r3, [pc, #468]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d910      	bls.n	80044c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	4b72      	ldr	r3, [pc, #456]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f023 0207 	bic.w	r2, r3, #7
 80044ae:	4970      	ldr	r1, [pc, #448]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b6:	4b6e      	ldr	r3, [pc, #440]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d001      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e0cf      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d010      	beq.n	80044f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	689a      	ldr	r2, [r3, #8]
 80044d8:	4b66      	ldr	r3, [pc, #408]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d908      	bls.n	80044f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e4:	4b63      	ldr	r3, [pc, #396]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	4960      	ldr	r1, [pc, #384]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d04c      	beq.n	800459c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2b03      	cmp	r3, #3
 8004508:	d107      	bne.n	800451a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800450a:	4b5a      	ldr	r3, [pc, #360]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d121      	bne.n	800455a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0a6      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d107      	bne.n	8004532 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004522:	4b54      	ldr	r3, [pc, #336]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d115      	bne.n	800455a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e09a      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d107      	bne.n	800454a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800453a:	4b4e      	ldr	r3, [pc, #312]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d109      	bne.n	800455a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e08e      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800454a:	4b4a      	ldr	r3, [pc, #296]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e086      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800455a:	4b46      	ldr	r3, [pc, #280]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f023 0203 	bic.w	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4943      	ldr	r1, [pc, #268]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004568:	4313      	orrs	r3, r2
 800456a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800456c:	f7fe f9c4 	bl	80028f8 <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	e00a      	b.n	800458a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004574:	f7fe f9c0 	bl	80028f8 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004582:	4293      	cmp	r3, r2
 8004584:	d901      	bls.n	800458a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e06e      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800458a:	4b3a      	ldr	r3, [pc, #232]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 020c 	and.w	r2, r3, #12
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	429a      	cmp	r2, r3
 800459a:	d1eb      	bne.n	8004574 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d010      	beq.n	80045ca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689a      	ldr	r2, [r3, #8]
 80045ac:	4b31      	ldr	r3, [pc, #196]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d208      	bcs.n	80045ca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045b8:	4b2e      	ldr	r3, [pc, #184]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	492b      	ldr	r1, [pc, #172]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045ca:	4b29      	ldr	r3, [pc, #164]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d210      	bcs.n	80045fa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d8:	4b25      	ldr	r3, [pc, #148]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f023 0207 	bic.w	r2, r3, #7
 80045e0:	4923      	ldr	r1, [pc, #140]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045e8:	4b21      	ldr	r3, [pc, #132]	; (8004670 <HAL_RCC_ClockConfig+0x1ec>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d001      	beq.n	80045fa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e036      	b.n	8004668 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0304 	and.w	r3, r3, #4
 8004602:	2b00      	cmp	r3, #0
 8004604:	d008      	beq.n	8004618 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004606:	4b1b      	ldr	r3, [pc, #108]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	4918      	ldr	r1, [pc, #96]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004614:	4313      	orrs	r3, r2
 8004616:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d009      	beq.n	8004638 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004624:	4b13      	ldr	r3, [pc, #76]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	4910      	ldr	r1, [pc, #64]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004634:	4313      	orrs	r3, r2
 8004636:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004638:	f000 f824 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 800463c:	4602      	mov	r2, r0
 800463e:	4b0d      	ldr	r3, [pc, #52]	; (8004674 <HAL_RCC_ClockConfig+0x1f0>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	091b      	lsrs	r3, r3, #4
 8004644:	f003 030f 	and.w	r3, r3, #15
 8004648:	490b      	ldr	r1, [pc, #44]	; (8004678 <HAL_RCC_ClockConfig+0x1f4>)
 800464a:	5ccb      	ldrb	r3, [r1, r3]
 800464c:	f003 031f 	and.w	r3, r3, #31
 8004650:	fa22 f303 	lsr.w	r3, r2, r3
 8004654:	4a09      	ldr	r2, [pc, #36]	; (800467c <HAL_RCC_ClockConfig+0x1f8>)
 8004656:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004658:	4b09      	ldr	r3, [pc, #36]	; (8004680 <HAL_RCC_ClockConfig+0x1fc>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	f7fe f8fb 	bl	8002858 <HAL_InitTick>
 8004662:	4603      	mov	r3, r0
 8004664:	72fb      	strb	r3, [r7, #11]

  return status;
 8004666:	7afb      	ldrb	r3, [r7, #11]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40022000 	.word	0x40022000
 8004674:	40021000 	.word	0x40021000
 8004678:	0800c290 	.word	0x0800c290
 800467c:	20000090 	.word	0x20000090
 8004680:	20000094 	.word	0x20000094

08004684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004684:	b480      	push	{r7}
 8004686:	b089      	sub	sp, #36	; 0x24
 8004688:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]
 800468e:	2300      	movs	r3, #0
 8004690:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004692:	4b3e      	ldr	r3, [pc, #248]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 030c 	and.w	r3, r3, #12
 800469a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800469c:	4b3b      	ldr	r3, [pc, #236]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f003 0303 	and.w	r3, r3, #3
 80046a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d005      	beq.n	80046b8 <HAL_RCC_GetSysClockFreq+0x34>
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	2b0c      	cmp	r3, #12
 80046b0:	d121      	bne.n	80046f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d11e      	bne.n	80046f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046b8:	4b34      	ldr	r3, [pc, #208]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d107      	bne.n	80046d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046c4:	4b31      	ldr	r3, [pc, #196]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 80046c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046ca:	0a1b      	lsrs	r3, r3, #8
 80046cc:	f003 030f 	and.w	r3, r3, #15
 80046d0:	61fb      	str	r3, [r7, #28]
 80046d2:	e005      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046d4:	4b2d      	ldr	r3, [pc, #180]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	091b      	lsrs	r3, r3, #4
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046e0:	4a2b      	ldr	r2, [pc, #172]	; (8004790 <HAL_RCC_GetSysClockFreq+0x10c>)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10d      	bne.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046f4:	e00a      	b.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	2b04      	cmp	r3, #4
 80046fa:	d102      	bne.n	8004702 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046fc:	4b25      	ldr	r3, [pc, #148]	; (8004794 <HAL_RCC_GetSysClockFreq+0x110>)
 80046fe:	61bb      	str	r3, [r7, #24]
 8004700:	e004      	b.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	2b08      	cmp	r3, #8
 8004706:	d101      	bne.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004708:	4b23      	ldr	r3, [pc, #140]	; (8004798 <HAL_RCC_GetSysClockFreq+0x114>)
 800470a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	2b0c      	cmp	r3, #12
 8004710:	d134      	bne.n	800477c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004712:	4b1e      	ldr	r3, [pc, #120]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b02      	cmp	r3, #2
 8004720:	d003      	beq.n	800472a <HAL_RCC_GetSysClockFreq+0xa6>
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b03      	cmp	r3, #3
 8004726:	d003      	beq.n	8004730 <HAL_RCC_GetSysClockFreq+0xac>
 8004728:	e005      	b.n	8004736 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800472a:	4b1a      	ldr	r3, [pc, #104]	; (8004794 <HAL_RCC_GetSysClockFreq+0x110>)
 800472c:	617b      	str	r3, [r7, #20]
      break;
 800472e:	e005      	b.n	800473c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004730:	4b19      	ldr	r3, [pc, #100]	; (8004798 <HAL_RCC_GetSysClockFreq+0x114>)
 8004732:	617b      	str	r3, [r7, #20]
      break;
 8004734:	e002      	b.n	800473c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	617b      	str	r3, [r7, #20]
      break;
 800473a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800473c:	4b13      	ldr	r3, [pc, #76]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	091b      	lsrs	r3, r3, #4
 8004742:	f003 0307 	and.w	r3, r3, #7
 8004746:	3301      	adds	r3, #1
 8004748:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800474a:	4b10      	ldr	r3, [pc, #64]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	0a1b      	lsrs	r3, r3, #8
 8004750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	fb03 f202 	mul.w	r2, r3, r2
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004760:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004762:	4b0a      	ldr	r3, [pc, #40]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	0e5b      	lsrs	r3, r3, #25
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	3301      	adds	r3, #1
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	fbb2 f3f3 	udiv	r3, r2, r3
 800477a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800477c:	69bb      	ldr	r3, [r7, #24]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3724      	adds	r7, #36	; 0x24
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	40021000 	.word	0x40021000
 8004790:	0800c2a8 	.word	0x0800c2a8
 8004794:	00f42400 	.word	0x00f42400
 8004798:	007a1200 	.word	0x007a1200

0800479c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047a0:	4b03      	ldr	r3, [pc, #12]	; (80047b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80047a2:	681b      	ldr	r3, [r3, #0]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	20000090 	.word	0x20000090

080047b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047b8:	f7ff fff0 	bl	800479c <HAL_RCC_GetHCLKFreq>
 80047bc:	4602      	mov	r2, r0
 80047be:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	0a1b      	lsrs	r3, r3, #8
 80047c4:	f003 0307 	and.w	r3, r3, #7
 80047c8:	4904      	ldr	r1, [pc, #16]	; (80047dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80047ca:	5ccb      	ldrb	r3, [r1, r3]
 80047cc:	f003 031f 	and.w	r3, r3, #31
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000
 80047dc:	0800c2a0 	.word	0x0800c2a0

080047e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047e4:	f7ff ffda 	bl	800479c <HAL_RCC_GetHCLKFreq>
 80047e8:	4602      	mov	r2, r0
 80047ea:	4b06      	ldr	r3, [pc, #24]	; (8004804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	0adb      	lsrs	r3, r3, #11
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	4904      	ldr	r1, [pc, #16]	; (8004808 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047f6:	5ccb      	ldrb	r3, [r1, r3]
 80047f8:	f003 031f 	and.w	r3, r3, #31
 80047fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004800:	4618      	mov	r0, r3
 8004802:	bd80      	pop	{r7, pc}
 8004804:	40021000 	.word	0x40021000
 8004808:	0800c2a0 	.word	0x0800c2a0

0800480c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004818:	4b2a      	ldr	r3, [pc, #168]	; (80048c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800481a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d003      	beq.n	800482c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004824:	f7ff f9b6 	bl	8003b94 <HAL_PWREx_GetVoltageRange>
 8004828:	6178      	str	r0, [r7, #20]
 800482a:	e014      	b.n	8004856 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800482c:	4b25      	ldr	r3, [pc, #148]	; (80048c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800482e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004830:	4a24      	ldr	r2, [pc, #144]	; (80048c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004836:	6593      	str	r3, [r2, #88]	; 0x58
 8004838:	4b22      	ldr	r3, [pc, #136]	; (80048c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800483a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004844:	f7ff f9a6 	bl	8003b94 <HAL_PWREx_GetVoltageRange>
 8004848:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800484a:	4b1e      	ldr	r3, [pc, #120]	; (80048c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800484c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800484e:	4a1d      	ldr	r2, [pc, #116]	; (80048c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004854:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800485c:	d10b      	bne.n	8004876 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b80      	cmp	r3, #128	; 0x80
 8004862:	d919      	bls.n	8004898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2ba0      	cmp	r3, #160	; 0xa0
 8004868:	d902      	bls.n	8004870 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800486a:	2302      	movs	r3, #2
 800486c:	613b      	str	r3, [r7, #16]
 800486e:	e013      	b.n	8004898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004870:	2301      	movs	r3, #1
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	e010      	b.n	8004898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b80      	cmp	r3, #128	; 0x80
 800487a:	d902      	bls.n	8004882 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800487c:	2303      	movs	r3, #3
 800487e:	613b      	str	r3, [r7, #16]
 8004880:	e00a      	b.n	8004898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b80      	cmp	r3, #128	; 0x80
 8004886:	d102      	bne.n	800488e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004888:	2302      	movs	r3, #2
 800488a:	613b      	str	r3, [r7, #16]
 800488c:	e004      	b.n	8004898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b70      	cmp	r3, #112	; 0x70
 8004892:	d101      	bne.n	8004898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004894:	2301      	movs	r3, #1
 8004896:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004898:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f023 0207 	bic.w	r2, r3, #7
 80048a0:	4909      	ldr	r1, [pc, #36]	; (80048c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80048a8:	4b07      	ldr	r3, [pc, #28]	; (80048c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d001      	beq.n	80048ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e000      	b.n	80048bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3718      	adds	r7, #24
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40021000 	.word	0x40021000
 80048c8:	40022000 	.word	0x40022000

080048cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048d4:	2300      	movs	r3, #0
 80048d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048d8:	2300      	movs	r3, #0
 80048da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d031      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048f0:	d01a      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80048f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048f6:	d814      	bhi.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d009      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80048fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004900:	d10f      	bne.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004902:	4b5d      	ldr	r3, [pc, #372]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	4a5c      	ldr	r2, [pc, #368]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800490c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800490e:	e00c      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3304      	adds	r3, #4
 8004914:	2100      	movs	r1, #0
 8004916:	4618      	mov	r0, r3
 8004918:	f000 f9de 	bl	8004cd8 <RCCEx_PLLSAI1_Config>
 800491c:	4603      	mov	r3, r0
 800491e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004920:	e003      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	74fb      	strb	r3, [r7, #19]
      break;
 8004926:	e000      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004928:	bf00      	nop
    }

    if(ret == HAL_OK)
 800492a:	7cfb      	ldrb	r3, [r7, #19]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d10b      	bne.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004930:	4b51      	ldr	r3, [pc, #324]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004936:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493e:	494e      	ldr	r1, [pc, #312]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004940:	4313      	orrs	r3, r2
 8004942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004946:	e001      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004948:	7cfb      	ldrb	r3, [r7, #19]
 800494a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 809e 	beq.w	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800495a:	2300      	movs	r3, #0
 800495c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800495e:	4b46      	ldr	r3, [pc, #280]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800496a:	2301      	movs	r3, #1
 800496c:	e000      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800496e:	2300      	movs	r3, #0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00d      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004974:	4b40      	ldr	r3, [pc, #256]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004978:	4a3f      	ldr	r2, [pc, #252]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800497a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800497e:	6593      	str	r3, [r2, #88]	; 0x58
 8004980:	4b3d      	ldr	r3, [pc, #244]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004984:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004988:	60bb      	str	r3, [r7, #8]
 800498a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800498c:	2301      	movs	r3, #1
 800498e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004990:	4b3a      	ldr	r3, [pc, #232]	; (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a39      	ldr	r2, [pc, #228]	; (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800499a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800499c:	f7fd ffac 	bl	80028f8 <HAL_GetTick>
 80049a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049a2:	e009      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a4:	f7fd ffa8 	bl	80028f8 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d902      	bls.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	74fb      	strb	r3, [r7, #19]
        break;
 80049b6:	e005      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049b8:	4b30      	ldr	r3, [pc, #192]	; (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0ef      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80049c4:	7cfb      	ldrb	r3, [r7, #19]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d15a      	bne.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80049ca:	4b2b      	ldr	r3, [pc, #172]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d01e      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d019      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80049e6:	4b24      	ldr	r3, [pc, #144]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049f2:	4b21      	ldr	r3, [pc, #132]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049f8:	4a1f      	ldr	r2, [pc, #124]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a02:	4b1d      	ldr	r3, [pc, #116]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a08:	4a1b      	ldr	r2, [pc, #108]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a12:	4a19      	ldr	r2, [pc, #100]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d016      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a24:	f7fd ff68 	bl	80028f8 <HAL_GetTick>
 8004a28:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a2a:	e00b      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a2c:	f7fd ff64 	bl	80028f8 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d902      	bls.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	74fb      	strb	r3, [r7, #19]
            break;
 8004a42:	e006      	b.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a44:	4b0c      	ldr	r3, [pc, #48]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0ec      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004a52:	7cfb      	ldrb	r3, [r7, #19]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10b      	bne.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a58:	4b07      	ldr	r3, [pc, #28]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a66:	4904      	ldr	r1, [pc, #16]	; (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004a6e:	e009      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a70:	7cfb      	ldrb	r3, [r7, #19]
 8004a72:	74bb      	strb	r3, [r7, #18]
 8004a74:	e006      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004a76:	bf00      	nop
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a80:	7cfb      	ldrb	r3, [r7, #19]
 8004a82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a84:	7c7b      	ldrb	r3, [r7, #17]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d105      	bne.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a8a:	4b8a      	ldr	r3, [pc, #552]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8e:	4a89      	ldr	r2, [pc, #548]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004a90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a94:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004aa2:	4b84      	ldr	r3, [pc, #528]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa8:	f023 0203 	bic.w	r2, r3, #3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	4980      	ldr	r1, [pc, #512]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ac4:	4b7b      	ldr	r3, [pc, #492]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aca:	f023 020c 	bic.w	r2, r3, #12
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	4978      	ldr	r1, [pc, #480]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0320 	and.w	r3, r3, #32
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ae6:	4b73      	ldr	r3, [pc, #460]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aec:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af4:	496f      	ldr	r1, [pc, #444]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00a      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b08:	4b6a      	ldr	r3, [pc, #424]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b0e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b16:	4967      	ldr	r1, [pc, #412]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b2a:	4b62      	ldr	r3, [pc, #392]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	495e      	ldr	r1, [pc, #376]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00a      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b4c:	4b59      	ldr	r3, [pc, #356]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b52:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	4956      	ldr	r1, [pc, #344]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00a      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b6e:	4b51      	ldr	r3, [pc, #324]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7c:	494d      	ldr	r1, [pc, #308]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d028      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b90:	4b48      	ldr	r3, [pc, #288]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b96:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	4945      	ldr	r1, [pc, #276]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004baa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bae:	d106      	bne.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb0:	4b40      	ldr	r3, [pc, #256]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	4a3f      	ldr	r2, [pc, #252]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bba:	60d3      	str	r3, [r2, #12]
 8004bbc:	e011      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bc6:	d10c      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3304      	adds	r3, #4
 8004bcc:	2101      	movs	r1, #1
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 f882 	bl	8004cd8 <RCCEx_PLLSAI1_Config>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004bd8:	7cfb      	ldrb	r3, [r7, #19]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004bde:	7cfb      	ldrb	r3, [r7, #19]
 8004be0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d028      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bee:	4b31      	ldr	r3, [pc, #196]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bf4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bfc:	492d      	ldr	r1, [pc, #180]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c0c:	d106      	bne.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c0e:	4b29      	ldr	r3, [pc, #164]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	4a28      	ldr	r2, [pc, #160]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c18:	60d3      	str	r3, [r2, #12]
 8004c1a:	e011      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c24:	d10c      	bne.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3304      	adds	r3, #4
 8004c2a:	2101      	movs	r1, #1
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 f853 	bl	8004cd8 <RCCEx_PLLSAI1_Config>
 8004c32:	4603      	mov	r3, r0
 8004c34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c36:	7cfb      	ldrb	r3, [r7, #19]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004c3c:	7cfb      	ldrb	r3, [r7, #19]
 8004c3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d01c      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c4c:	4b19      	ldr	r3, [pc, #100]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c52:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c5a:	4916      	ldr	r1, [pc, #88]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c6a:	d10c      	bne.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3304      	adds	r3, #4
 8004c70:	2102      	movs	r1, #2
 8004c72:	4618      	mov	r0, r3
 8004c74:	f000 f830 	bl	8004cd8 <RCCEx_PLLSAI1_Config>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c7c:	7cfb      	ldrb	r3, [r7, #19]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004c82:	7cfb      	ldrb	r3, [r7, #19]
 8004c84:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00a      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c92:	4b08      	ldr	r3, [pc, #32]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c98:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ca0:	4904      	ldr	r1, [pc, #16]	; (8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ca8:	7cbb      	ldrb	r3, [r7, #18]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3718      	adds	r7, #24
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	40021000 	.word	0x40021000

08004cb8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004cbc:	4b05      	ldr	r3, [pc, #20]	; (8004cd4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a04      	ldr	r2, [pc, #16]	; (8004cd4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004cc2:	f043 0304 	orr.w	r3, r3, #4
 8004cc6:	6013      	str	r3, [r2, #0]
}
 8004cc8:	bf00      	nop
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	40021000 	.word	0x40021000

08004cd8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ce6:	4b74      	ldr	r3, [pc, #464]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	f003 0303 	and.w	r3, r3, #3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d018      	beq.n	8004d24 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004cf2:	4b71      	ldr	r3, [pc, #452]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f003 0203 	and.w	r2, r3, #3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d10d      	bne.n	8004d1e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
       ||
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d009      	beq.n	8004d1e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d0a:	4b6b      	ldr	r3, [pc, #428]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	091b      	lsrs	r3, r3, #4
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
       ||
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d047      	beq.n	8004dae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	73fb      	strb	r3, [r7, #15]
 8004d22:	e044      	b.n	8004dae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b03      	cmp	r3, #3
 8004d2a:	d018      	beq.n	8004d5e <RCCEx_PLLSAI1_Config+0x86>
 8004d2c:	2b03      	cmp	r3, #3
 8004d2e:	d825      	bhi.n	8004d7c <RCCEx_PLLSAI1_Config+0xa4>
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d002      	beq.n	8004d3a <RCCEx_PLLSAI1_Config+0x62>
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d009      	beq.n	8004d4c <RCCEx_PLLSAI1_Config+0x74>
 8004d38:	e020      	b.n	8004d7c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d3a:	4b5f      	ldr	r3, [pc, #380]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d11d      	bne.n	8004d82 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d4a:	e01a      	b.n	8004d82 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d4c:	4b5a      	ldr	r3, [pc, #360]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d116      	bne.n	8004d86 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d5c:	e013      	b.n	8004d86 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d5e:	4b56      	ldr	r3, [pc, #344]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10f      	bne.n	8004d8a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d6a:	4b53      	ldr	r3, [pc, #332]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d109      	bne.n	8004d8a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d7a:	e006      	b.n	8004d8a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d80:	e004      	b.n	8004d8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d82:	bf00      	nop
 8004d84:	e002      	b.n	8004d8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d86:	bf00      	nop
 8004d88:	e000      	b.n	8004d8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d8c:	7bfb      	ldrb	r3, [r7, #15]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10d      	bne.n	8004dae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d92:	4b49      	ldr	r3, [pc, #292]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6819      	ldr	r1, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	430b      	orrs	r3, r1
 8004da8:	4943      	ldr	r1, [pc, #268]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004dae:	7bfb      	ldrb	r3, [r7, #15]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d17c      	bne.n	8004eae <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004db4:	4b40      	ldr	r3, [pc, #256]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a3f      	ldr	r2, [pc, #252]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dc0:	f7fd fd9a 	bl	80028f8 <HAL_GetTick>
 8004dc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dc6:	e009      	b.n	8004ddc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dc8:	f7fd fd96 	bl	80028f8 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d902      	bls.n	8004ddc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	73fb      	strb	r3, [r7, #15]
        break;
 8004dda:	e005      	b.n	8004de8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ddc:	4b36      	ldr	r3, [pc, #216]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1ef      	bne.n	8004dc8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d15f      	bne.n	8004eae <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d110      	bne.n	8004e16 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004df4:	4b30      	ldr	r3, [pc, #192]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004dfc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6892      	ldr	r2, [r2, #8]
 8004e04:	0211      	lsls	r1, r2, #8
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	68d2      	ldr	r2, [r2, #12]
 8004e0a:	06d2      	lsls	r2, r2, #27
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	492a      	ldr	r1, [pc, #168]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	610b      	str	r3, [r1, #16]
 8004e14:	e027      	b.n	8004e66 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d112      	bne.n	8004e42 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e1c:	4b26      	ldr	r3, [pc, #152]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6892      	ldr	r2, [r2, #8]
 8004e2c:	0211      	lsls	r1, r2, #8
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6912      	ldr	r2, [r2, #16]
 8004e32:	0852      	lsrs	r2, r2, #1
 8004e34:	3a01      	subs	r2, #1
 8004e36:	0552      	lsls	r2, r2, #21
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	491f      	ldr	r1, [pc, #124]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	610b      	str	r3, [r1, #16]
 8004e40:	e011      	b.n	8004e66 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e42:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e4a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	6892      	ldr	r2, [r2, #8]
 8004e52:	0211      	lsls	r1, r2, #8
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	6952      	ldr	r2, [r2, #20]
 8004e58:	0852      	lsrs	r2, r2, #1
 8004e5a:	3a01      	subs	r2, #1
 8004e5c:	0652      	lsls	r2, r2, #25
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	4915      	ldr	r1, [pc, #84]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e66:	4b14      	ldr	r3, [pc, #80]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a13      	ldr	r2, [pc, #76]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e6c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e70:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e72:	f7fd fd41 	bl	80028f8 <HAL_GetTick>
 8004e76:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e78:	e009      	b.n	8004e8e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e7a:	f7fd fd3d 	bl	80028f8 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d902      	bls.n	8004e8e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	73fb      	strb	r3, [r7, #15]
          break;
 8004e8c:	e005      	b.n	8004e9a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e8e:	4b0a      	ldr	r3, [pc, #40]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0ef      	beq.n	8004e7a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d106      	bne.n	8004eae <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ea0:	4b05      	ldr	r3, [pc, #20]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ea2:	691a      	ldr	r2, [r3, #16]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	4903      	ldr	r1, [pc, #12]	; (8004eb8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	40021000 	.word	0x40021000

08004ebc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e049      	b.n	8004f62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fd fa8a 	bl	80023fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4610      	mov	r0, r2
 8004efc:	f000 fa9a 	bl	8005434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d001      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e03b      	b.n	8004ffc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a19      	ldr	r2, [pc, #100]	; (8005008 <HAL_TIM_Base_Start_IT+0x9c>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d009      	beq.n	8004fba <HAL_TIM_Base_Start_IT+0x4e>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fae:	d004      	beq.n	8004fba <HAL_TIM_Base_Start_IT+0x4e>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a15      	ldr	r2, [pc, #84]	; (800500c <HAL_TIM_Base_Start_IT+0xa0>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d115      	bne.n	8004fe6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	4b13      	ldr	r3, [pc, #76]	; (8005010 <HAL_TIM_Base_Start_IT+0xa4>)
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2b06      	cmp	r3, #6
 8004fca:	d015      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x8c>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd2:	d011      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe4:	e008      	b.n	8004ff8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f042 0201 	orr.w	r2, r2, #1
 8004ff4:	601a      	str	r2, [r3, #0]
 8004ff6:	e000      	b.n	8004ffa <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	40012c00 	.word	0x40012c00
 800500c:	40014000 	.word	0x40014000
 8005010:	00010007 	.word	0x00010007

08005014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b02      	cmp	r3, #2
 8005028:	d122      	bne.n	8005070 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b02      	cmp	r3, #2
 8005036:	d11b      	bne.n	8005070 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0202 	mvn.w	r2, #2
 8005040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f9ce 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 800505c:	e005      	b.n	800506a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f9c0 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f9d1 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b04      	cmp	r3, #4
 800507c:	d122      	bne.n	80050c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	f003 0304 	and.w	r3, r3, #4
 8005088:	2b04      	cmp	r3, #4
 800508a:	d11b      	bne.n	80050c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f06f 0204 	mvn.w	r2, #4
 8005094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2202      	movs	r2, #2
 800509a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f9a4 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 80050b0:	e005      	b.n	80050be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f996 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 f9a7 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b08      	cmp	r3, #8
 80050d0:	d122      	bne.n	8005118 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f003 0308 	and.w	r3, r3, #8
 80050dc:	2b08      	cmp	r3, #8
 80050de:	d11b      	bne.n	8005118 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f06f 0208 	mvn.w	r2, #8
 80050e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2204      	movs	r2, #4
 80050ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	69db      	ldr	r3, [r3, #28]
 80050f6:	f003 0303 	and.w	r3, r3, #3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d003      	beq.n	8005106 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 f97a 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 8005104:	e005      	b.n	8005112 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f96c 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 f97d 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f003 0310 	and.w	r3, r3, #16
 8005122:	2b10      	cmp	r3, #16
 8005124:	d122      	bne.n	800516c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0310 	and.w	r3, r3, #16
 8005130:	2b10      	cmp	r3, #16
 8005132:	d11b      	bne.n	800516c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0210 	mvn.w	r2, #16
 800513c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2208      	movs	r2, #8
 8005142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	69db      	ldr	r3, [r3, #28]
 800514a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f950 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 8005158:	e005      	b.n	8005166 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f942 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f953 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b01      	cmp	r3, #1
 8005178:	d10e      	bne.n	8005198 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f003 0301 	and.w	r3, r3, #1
 8005184:	2b01      	cmp	r3, #1
 8005186:	d107      	bne.n	8005198 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f06f 0201 	mvn.w	r2, #1
 8005190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fc fd0e 	bl	8001bb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a2:	2b80      	cmp	r3, #128	; 0x80
 80051a4:	d10e      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051b0:	2b80      	cmp	r3, #128	; 0x80
 80051b2:	d107      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 faa6 	bl	8005710 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051d2:	d10e      	bne.n	80051f2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051de:	2b80      	cmp	r3, #128	; 0x80
 80051e0:	d107      	bne.n	80051f2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80051ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 fa99 	bl	8005724 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fc:	2b40      	cmp	r3, #64	; 0x40
 80051fe:	d10e      	bne.n	800521e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520a:	2b40      	cmp	r3, #64	; 0x40
 800520c:	d107      	bne.n	800521e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f901 	bl	8005420 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f003 0320 	and.w	r3, r3, #32
 8005228:	2b20      	cmp	r3, #32
 800522a:	d10e      	bne.n	800524a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f003 0320 	and.w	r3, r3, #32
 8005236:	2b20      	cmp	r3, #32
 8005238:	d107      	bne.n	800524a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f06f 0220 	mvn.w	r2, #32
 8005242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 fa59 	bl	80056fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800524a:	bf00      	nop
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b084      	sub	sp, #16
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
 800525a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800525c:	2300      	movs	r3, #0
 800525e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005266:	2b01      	cmp	r3, #1
 8005268:	d101      	bne.n	800526e <HAL_TIM_ConfigClockSource+0x1c>
 800526a:	2302      	movs	r3, #2
 800526c:	e0b6      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x18a>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800528c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005290:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005298:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052aa:	d03e      	beq.n	800532a <HAL_TIM_ConfigClockSource+0xd8>
 80052ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052b0:	f200 8087 	bhi.w	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052b8:	f000 8086 	beq.w	80053c8 <HAL_TIM_ConfigClockSource+0x176>
 80052bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052c0:	d87f      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052c2:	2b70      	cmp	r3, #112	; 0x70
 80052c4:	d01a      	beq.n	80052fc <HAL_TIM_ConfigClockSource+0xaa>
 80052c6:	2b70      	cmp	r3, #112	; 0x70
 80052c8:	d87b      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052ca:	2b60      	cmp	r3, #96	; 0x60
 80052cc:	d050      	beq.n	8005370 <HAL_TIM_ConfigClockSource+0x11e>
 80052ce:	2b60      	cmp	r3, #96	; 0x60
 80052d0:	d877      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052d2:	2b50      	cmp	r3, #80	; 0x50
 80052d4:	d03c      	beq.n	8005350 <HAL_TIM_ConfigClockSource+0xfe>
 80052d6:	2b50      	cmp	r3, #80	; 0x50
 80052d8:	d873      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052da:	2b40      	cmp	r3, #64	; 0x40
 80052dc:	d058      	beq.n	8005390 <HAL_TIM_ConfigClockSource+0x13e>
 80052de:	2b40      	cmp	r3, #64	; 0x40
 80052e0:	d86f      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052e2:	2b30      	cmp	r3, #48	; 0x30
 80052e4:	d064      	beq.n	80053b0 <HAL_TIM_ConfigClockSource+0x15e>
 80052e6:	2b30      	cmp	r3, #48	; 0x30
 80052e8:	d86b      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052ea:	2b20      	cmp	r3, #32
 80052ec:	d060      	beq.n	80053b0 <HAL_TIM_ConfigClockSource+0x15e>
 80052ee:	2b20      	cmp	r3, #32
 80052f0:	d867      	bhi.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d05c      	beq.n	80053b0 <HAL_TIM_ConfigClockSource+0x15e>
 80052f6:	2b10      	cmp	r3, #16
 80052f8:	d05a      	beq.n	80053b0 <HAL_TIM_ConfigClockSource+0x15e>
 80052fa:	e062      	b.n	80053c2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6818      	ldr	r0, [r3, #0]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	6899      	ldr	r1, [r3, #8]
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f000 f970 	bl	80055f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800531e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	609a      	str	r2, [r3, #8]
      break;
 8005328:	e04f      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6818      	ldr	r0, [r3, #0]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	6899      	ldr	r1, [r3, #8]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	f000 f959 	bl	80055f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800534c:	609a      	str	r2, [r3, #8]
      break;
 800534e:	e03c      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	6859      	ldr	r1, [r3, #4]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	461a      	mov	r2, r3
 800535e:	f000 f8cd 	bl	80054fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2150      	movs	r1, #80	; 0x50
 8005368:	4618      	mov	r0, r3
 800536a:	f000 f926 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 800536e:	e02c      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6818      	ldr	r0, [r3, #0]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	6859      	ldr	r1, [r3, #4]
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	461a      	mov	r2, r3
 800537e:	f000 f8ec 	bl	800555a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2160      	movs	r1, #96	; 0x60
 8005388:	4618      	mov	r0, r3
 800538a:	f000 f916 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 800538e:	e01c      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6818      	ldr	r0, [r3, #0]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	6859      	ldr	r1, [r3, #4]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	461a      	mov	r2, r3
 800539e:	f000 f8ad 	bl	80054fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2140      	movs	r1, #64	; 0x40
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 f906 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 80053ae:	e00c      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4619      	mov	r1, r3
 80053ba:	4610      	mov	r0, r2
 80053bc:	f000 f8fd 	bl	80055ba <TIM_ITRx_SetConfig>
      break;
 80053c0:	e003      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	73fb      	strb	r3, [r7, #15]
      break;
 80053c6:	e000      	b.n	80053ca <HAL_TIM_ConfigClockSource+0x178>
      break;
 80053c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053da:	7bfb      	ldrb	r3, [r7, #15]
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a2a      	ldr	r2, [pc, #168]	; (80054f0 <TIM_Base_SetConfig+0xbc>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d003      	beq.n	8005454 <TIM_Base_SetConfig+0x20>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005452:	d108      	bne.n	8005466 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800545a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	4313      	orrs	r3, r2
 8005464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a21      	ldr	r2, [pc, #132]	; (80054f0 <TIM_Base_SetConfig+0xbc>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d00b      	beq.n	8005486 <TIM_Base_SetConfig+0x52>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005474:	d007      	beq.n	8005486 <TIM_Base_SetConfig+0x52>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a1e      	ldr	r2, [pc, #120]	; (80054f4 <TIM_Base_SetConfig+0xc0>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d003      	beq.n	8005486 <TIM_Base_SetConfig+0x52>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a1d      	ldr	r2, [pc, #116]	; (80054f8 <TIM_Base_SetConfig+0xc4>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d108      	bne.n	8005498 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800548c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	689a      	ldr	r2, [r3, #8]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a0c      	ldr	r2, [pc, #48]	; (80054f0 <TIM_Base_SetConfig+0xbc>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d007      	beq.n	80054d4 <TIM_Base_SetConfig+0xa0>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a0b      	ldr	r2, [pc, #44]	; (80054f4 <TIM_Base_SetConfig+0xc0>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d003      	beq.n	80054d4 <TIM_Base_SetConfig+0xa0>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a0a      	ldr	r2, [pc, #40]	; (80054f8 <TIM_Base_SetConfig+0xc4>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d103      	bne.n	80054dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	691a      	ldr	r2, [r3, #16]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	615a      	str	r2, [r3, #20]
}
 80054e2:	bf00      	nop
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40014000 	.word	0x40014000
 80054f8:	40014400 	.word	0x40014400

080054fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	f023 0201 	bic.w	r2, r3, #1
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	4313      	orrs	r3, r2
 8005530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f023 030a 	bic.w	r3, r3, #10
 8005538:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	4313      	orrs	r3, r2
 8005540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	621a      	str	r2, [r3, #32]
}
 800554e:	bf00      	nop
 8005550:	371c      	adds	r7, #28
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr

0800555a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800555a:	b480      	push	{r7}
 800555c:	b087      	sub	sp, #28
 800555e:	af00      	add	r7, sp, #0
 8005560:	60f8      	str	r0, [r7, #12]
 8005562:	60b9      	str	r1, [r7, #8]
 8005564:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	f023 0210 	bic.w	r2, r3, #16
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005584:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	031b      	lsls	r3, r3, #12
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	4313      	orrs	r3, r2
 800558e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005596:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b085      	sub	sp, #20
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	f043 0307 	orr.w	r3, r3, #7
 80055dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	609a      	str	r2, [r3, #8]
}
 80055e4:	bf00      	nop
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
 80055fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800560a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	021a      	lsls	r2, r3, #8
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	431a      	orrs	r2, r3
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	4313      	orrs	r3, r2
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	4313      	orrs	r3, r2
 800561c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	609a      	str	r2, [r3, #8]
}
 8005624:	bf00      	nop
 8005626:	371c      	adds	r7, #28
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005640:	2b01      	cmp	r3, #1
 8005642:	d101      	bne.n	8005648 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005644:	2302      	movs	r3, #2
 8005646:	e04f      	b.n	80056e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a21      	ldr	r2, [pc, #132]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d108      	bne.n	8005684 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005678:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	4313      	orrs	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800568a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a14      	ldr	r2, [pc, #80]	; (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d009      	beq.n	80056bc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b0:	d004      	beq.n	80056bc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a10      	ldr	r2, [pc, #64]	; (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d10c      	bne.n	80056d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	40012c00 	.word	0x40012c00
 80056f8:	40014000 	.word	0x40014000

080056fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e040      	b.n	80057cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fc fe72 	bl	8002444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2224      	movs	r2, #36	; 0x24
 8005764:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0201 	bic.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 fc18 	bl	8005fac <UART_SetConfig>
 800577c:	4603      	mov	r3, r0
 800577e:	2b01      	cmp	r3, #1
 8005780:	d101      	bne.n	8005786 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e022      	b.n	80057cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578a:	2b00      	cmp	r3, #0
 800578c:	d002      	beq.n	8005794 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 fe38 	bl	8006404 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 febf 	bl	8006548 <UART_CheckIdleState>
 80057ca:	4603      	mov	r3, r0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08a      	sub	sp, #40	; 0x28
 80057d8:	af02      	add	r7, sp, #8
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	f040 8082 	bne.w	80058f2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d002      	beq.n	80057fa <HAL_UART_Transmit+0x26>
 80057f4:	88fb      	ldrh	r3, [r7, #6]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e07a      	b.n	80058f4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_UART_Transmit+0x38>
 8005808:	2302      	movs	r3, #2
 800580a:	e073      	b.n	80058f4 <HAL_UART_Transmit+0x120>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2221      	movs	r2, #33	; 0x21
 8005820:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005822:	f7fd f869 	bl	80028f8 <HAL_GetTick>
 8005826:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	88fa      	ldrh	r2, [r7, #6]
 800582c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	88fa      	ldrh	r2, [r7, #6]
 8005834:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005840:	d108      	bne.n	8005854 <HAL_UART_Transmit+0x80>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d104      	bne.n	8005854 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800584a:	2300      	movs	r3, #0
 800584c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	61bb      	str	r3, [r7, #24]
 8005852:	e003      	b.n	800585c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005858:	2300      	movs	r3, #0
 800585a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005864:	e02d      	b.n	80058c2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	2200      	movs	r2, #0
 800586e:	2180      	movs	r1, #128	; 0x80
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f000 feb2 	bl	80065da <UART_WaitOnFlagUntilTimeout>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e039      	b.n	80058f4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10b      	bne.n	800589e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	881a      	ldrh	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005892:	b292      	uxth	r2, r2
 8005894:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	3302      	adds	r3, #2
 800589a:	61bb      	str	r3, [r7, #24]
 800589c:	e008      	b.n	80058b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	781a      	ldrb	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	b292      	uxth	r2, r2
 80058a8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	3301      	adds	r3, #1
 80058ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1cb      	bne.n	8005866 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	9300      	str	r3, [sp, #0]
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	2200      	movs	r2, #0
 80058d6:	2140      	movs	r1, #64	; 0x40
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 fe7e 	bl	80065da <UART_WaitOnFlagUntilTimeout>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e005      	b.n	80058f4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	e000      	b.n	80058f4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80058f2:	2302      	movs	r3, #2
  }
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3720      	adds	r7, #32
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b08a      	sub	sp, #40	; 0x28
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	4613      	mov	r3, r2
 8005908:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800590e:	2b20      	cmp	r3, #32
 8005910:	d142      	bne.n	8005998 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <HAL_UART_Receive_IT+0x22>
 8005918:	88fb      	ldrh	r3, [r7, #6]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e03b      	b.n	800599a <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <HAL_UART_Receive_IT+0x34>
 800592c:	2302      	movs	r3, #2
 800592e:	e034      	b.n	800599a <HAL_UART_Receive_IT+0x9e>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a18      	ldr	r2, [pc, #96]	; (80059a4 <HAL_UART_Receive_IT+0xa8>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d01f      	beq.n	8005988 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d018      	beq.n	8005988 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	613b      	str	r3, [r7, #16]
   return(result);
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800596a:	627b      	str	r3, [r7, #36]	; 0x24
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	461a      	mov	r2, r3
 8005972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005974:	623b      	str	r3, [r7, #32]
 8005976:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	69f9      	ldr	r1, [r7, #28]
 800597a:	6a3a      	ldr	r2, [r7, #32]
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	61bb      	str	r3, [r7, #24]
   return(result);
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e6      	bne.n	8005956 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005988:	88fb      	ldrh	r3, [r7, #6]
 800598a:	461a      	mov	r2, r3
 800598c:	68b9      	ldr	r1, [r7, #8]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f000 fee8 	bl	8006764 <UART_Start_Receive_IT>
 8005994:	4603      	mov	r3, r0
 8005996:	e000      	b.n	800599a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005998:	2302      	movs	r3, #2
  }
}
 800599a:	4618      	mov	r0, r3
 800599c:	3728      	adds	r7, #40	; 0x28
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	40008000 	.word	0x40008000

080059a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b0ba      	sub	sp, #232	; 0xe8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80059d2:	f640 030f 	movw	r3, #2063	; 0x80f
 80059d6:	4013      	ands	r3, r2
 80059d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80059dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d115      	bne.n	8005a10 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80059e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059e8:	f003 0320 	and.w	r3, r3, #32
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00f      	beq.n	8005a10 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059f4:	f003 0320 	and.w	r3, r3, #32
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d009      	beq.n	8005a10 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 82a6 	beq.w	8005f52 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	4798      	blx	r3
      }
      return;
 8005a0e:	e2a0      	b.n	8005f52 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005a10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 8117 	beq.w	8005c48 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005a1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d106      	bne.n	8005a34 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005a26:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005a2a:	4b85      	ldr	r3, [pc, #532]	; (8005c40 <HAL_UART_IRQHandler+0x298>)
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f000 810a 	beq.w	8005c48 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d011      	beq.n	8005a64 <HAL_UART_IRQHandler+0xbc>
 8005a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00b      	beq.n	8005a64 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2201      	movs	r2, #1
 8005a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a5a:	f043 0201 	orr.w	r2, r3, #1
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d011      	beq.n	8005a94 <HAL_UART_IRQHandler+0xec>
 8005a70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d00b      	beq.n	8005a94 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2202      	movs	r2, #2
 8005a82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a8a:	f043 0204 	orr.w	r2, r3, #4
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d011      	beq.n	8005ac4 <HAL_UART_IRQHandler+0x11c>
 8005aa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00b      	beq.n	8005ac4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2204      	movs	r2, #4
 8005ab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005aba:	f043 0202 	orr.w	r2, r3, #2
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ac8:	f003 0308 	and.w	r3, r3, #8
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d017      	beq.n	8005b00 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ad4:	f003 0320 	and.w	r3, r3, #32
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d105      	bne.n	8005ae8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005adc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ae0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00b      	beq.n	8005b00 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2208      	movs	r2, #8
 8005aee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005af6:	f043 0208 	orr.w	r2, r3, #8
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d012      	beq.n	8005b32 <HAL_UART_IRQHandler+0x18a>
 8005b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00c      	beq.n	8005b32 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b28:	f043 0220 	orr.w	r2, r3, #32
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 820c 	beq.w	8005f56 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b42:	f003 0320 	and.w	r3, r3, #32
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00d      	beq.n	8005b66 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d007      	beq.n	8005b66 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d003      	beq.n	8005b66 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b6c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7a:	2b40      	cmp	r3, #64	; 0x40
 8005b7c:	d005      	beq.n	8005b8a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b82:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d04f      	beq.n	8005c2a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 feb4 	bl	80068f8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b9a:	2b40      	cmp	r3, #64	; 0x40
 8005b9c:	d141      	bne.n	8005c22 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3308      	adds	r3, #8
 8005ba4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bac:	e853 3f00 	ldrex	r3, [r3]
 8005bb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005bd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bda:	e841 2300 	strex	r3, r2, [r1]
 8005bde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005be2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1d9      	bne.n	8005b9e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d013      	beq.n	8005c1a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf6:	4a13      	ldr	r2, [pc, #76]	; (8005c44 <HAL_UART_IRQHandler+0x29c>)
 8005bf8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f7fc fff9 	bl	8002bf6 <HAL_DMA_Abort_IT>
 8005c04:	4603      	mov	r3, r0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d017      	beq.n	8005c3a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005c14:	4610      	mov	r0, r2
 8005c16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c18:	e00f      	b.n	8005c3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f9b0 	bl	8005f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c20:	e00b      	b.n	8005c3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f9ac 	bl	8005f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c28:	e007      	b.n	8005c3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f9a8 	bl	8005f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005c38:	e18d      	b.n	8005f56 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c3a:	bf00      	nop
    return;
 8005c3c:	e18b      	b.n	8005f56 <HAL_UART_IRQHandler+0x5ae>
 8005c3e:	bf00      	nop
 8005c40:	04000120 	.word	0x04000120
 8005c44:	080069bf 	.word	0x080069bf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	f040 8146 	bne.w	8005ede <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c56:	f003 0310 	and.w	r3, r3, #16
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 813f 	beq.w	8005ede <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c64:	f003 0310 	and.w	r3, r3, #16
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 8138 	beq.w	8005ede <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2210      	movs	r2, #16
 8005c74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c80:	2b40      	cmp	r3, #64	; 0x40
 8005c82:	f040 80b4 	bne.w	8005dee <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 815f 	beq.w	8005f5a <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005ca2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	f080 8157 	bcs.w	8005f5a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0320 	and.w	r3, r3, #32
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f040 8085 	bne.w	8005dd2 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cd4:	e853 3f00 	ldrex	r3, [r3]
 8005cd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005cdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ce4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	461a      	mov	r2, r3
 8005cee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005cf2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005cf6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005cfe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d02:	e841 2300 	strex	r3, r2, [r1]
 8005d06:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1da      	bne.n	8005cc8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3308      	adds	r3, #8
 8005d18:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d1c:	e853 3f00 	ldrex	r3, [r3]
 8005d20:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d24:	f023 0301 	bic.w	r3, r3, #1
 8005d28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	3308      	adds	r3, #8
 8005d32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d36:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d3a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e1      	bne.n	8005d12 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3308      	adds	r3, #8
 8005d54:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3308      	adds	r3, #8
 8005d6e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d72:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d74:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d76:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d78:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d7a:	e841 2300 	strex	r3, r2, [r1]
 8005d7e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1e3      	bne.n	8005d4e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d9a:	e853 3f00 	ldrex	r3, [r3]
 8005d9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005da0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005da2:	f023 0310 	bic.w	r3, r3, #16
 8005da6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005db4:	65bb      	str	r3, [r7, #88]	; 0x58
 8005db6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005dba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005dbc:	e841 2300 	strex	r3, r2, [r1]
 8005dc0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005dc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1e4      	bne.n	8005d92 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fc fed4 	bl	8002b7a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	4619      	mov	r1, r3
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8d4 	bl	8005f94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dec:	e0b5      	b.n	8005f5a <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f000 80a7 	beq.w	8005f5e <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8005e10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 80a2 	beq.w	8005f5e <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	e853 3f00 	ldrex	r3, [r3]
 8005e26:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	461a      	mov	r2, r3
 8005e38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e3c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e3e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e40:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e44:	e841 2300 	strex	r3, r2, [r1]
 8005e48:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1e4      	bne.n	8005e1a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3308      	adds	r3, #8
 8005e56:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5a:	e853 3f00 	ldrex	r3, [r3]
 8005e5e:	623b      	str	r3, [r7, #32]
   return(result);
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	f023 0301 	bic.w	r3, r3, #1
 8005e66:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e74:	633a      	str	r2, [r7, #48]	; 0x30
 8005e76:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e78:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e7c:	e841 2300 	strex	r3, r2, [r1]
 8005e80:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e3      	bne.n	8005e50 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	e853 3f00 	ldrex	r3, [r3]
 8005ea6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 0310 	bic.w	r3, r3, #16
 8005eae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005ebc:	61fb      	str	r3, [r7, #28]
 8005ebe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec0:	69b9      	ldr	r1, [r7, #24]
 8005ec2:	69fa      	ldr	r2, [r7, #28]
 8005ec4:	e841 2300 	strex	r3, r2, [r1]
 8005ec8:	617b      	str	r3, [r7, #20]
   return(result);
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1e4      	bne.n	8005e9a <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ed0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f85c 	bl	8005f94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005edc:	e03f      	b.n	8005f5e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00e      	beq.n	8005f08 <HAL_UART_IRQHandler+0x560>
 8005eea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005eee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d008      	beq.n	8005f08 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005efe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fefc 	bl	8006cfe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f06:	e02d      	b.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00e      	beq.n	8005f32 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d008      	beq.n	8005f32 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d01c      	beq.n	8005f62 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	4798      	blx	r3
    }
    return;
 8005f30:	e017      	b.n	8005f62 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d012      	beq.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
 8005f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00c      	beq.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fd4d 	bl	80069ea <UART_EndTransmit_IT>
    return;
 8005f50:	e008      	b.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005f52:	bf00      	nop
 8005f54:	e006      	b.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
    return;
 8005f56:	bf00      	nop
 8005f58:	e004      	b.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005f5a:	bf00      	nop
 8005f5c:	e002      	b.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
      return;
 8005f5e:	bf00      	nop
 8005f60:	e000      	b.n	8005f64 <HAL_UART_IRQHandler+0x5bc>
    return;
 8005f62:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005f64:	37e8      	adds	r7, #232	; 0xe8
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop

08005f6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb0:	b08a      	sub	sp, #40	; 0x28
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	4bb4      	ldr	r3, [pc, #720]	; (80062ac <UART_SetConfig+0x300>)
 8005fdc:	4013      	ands	r3, r2
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	6812      	ldr	r2, [r2, #0]
 8005fe2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4aa9      	ldr	r2, [pc, #676]	; (80062b0 <UART_SetConfig+0x304>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d004      	beq.n	8006018 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006014:	4313      	orrs	r3, r2
 8006016:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006028:	430a      	orrs	r2, r1
 800602a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4aa0      	ldr	r2, [pc, #640]	; (80062b4 <UART_SetConfig+0x308>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d126      	bne.n	8006084 <UART_SetConfig+0xd8>
 8006036:	4ba0      	ldr	r3, [pc, #640]	; (80062b8 <UART_SetConfig+0x30c>)
 8006038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800603c:	f003 0303 	and.w	r3, r3, #3
 8006040:	2b03      	cmp	r3, #3
 8006042:	d81b      	bhi.n	800607c <UART_SetConfig+0xd0>
 8006044:	a201      	add	r2, pc, #4	; (adr r2, 800604c <UART_SetConfig+0xa0>)
 8006046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604a:	bf00      	nop
 800604c:	0800605d 	.word	0x0800605d
 8006050:	0800606d 	.word	0x0800606d
 8006054:	08006065 	.word	0x08006065
 8006058:	08006075 	.word	0x08006075
 800605c:	2301      	movs	r3, #1
 800605e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006062:	e080      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006064:	2302      	movs	r3, #2
 8006066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800606a:	e07c      	b.n	8006166 <UART_SetConfig+0x1ba>
 800606c:	2304      	movs	r3, #4
 800606e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006072:	e078      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006074:	2308      	movs	r3, #8
 8006076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800607a:	e074      	b.n	8006166 <UART_SetConfig+0x1ba>
 800607c:	2310      	movs	r3, #16
 800607e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006082:	e070      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a8c      	ldr	r2, [pc, #560]	; (80062bc <UART_SetConfig+0x310>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d138      	bne.n	8006100 <UART_SetConfig+0x154>
 800608e:	4b8a      	ldr	r3, [pc, #552]	; (80062b8 <UART_SetConfig+0x30c>)
 8006090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006094:	f003 030c 	and.w	r3, r3, #12
 8006098:	2b0c      	cmp	r3, #12
 800609a:	d82d      	bhi.n	80060f8 <UART_SetConfig+0x14c>
 800609c:	a201      	add	r2, pc, #4	; (adr r2, 80060a4 <UART_SetConfig+0xf8>)
 800609e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a2:	bf00      	nop
 80060a4:	080060d9 	.word	0x080060d9
 80060a8:	080060f9 	.word	0x080060f9
 80060ac:	080060f9 	.word	0x080060f9
 80060b0:	080060f9 	.word	0x080060f9
 80060b4:	080060e9 	.word	0x080060e9
 80060b8:	080060f9 	.word	0x080060f9
 80060bc:	080060f9 	.word	0x080060f9
 80060c0:	080060f9 	.word	0x080060f9
 80060c4:	080060e1 	.word	0x080060e1
 80060c8:	080060f9 	.word	0x080060f9
 80060cc:	080060f9 	.word	0x080060f9
 80060d0:	080060f9 	.word	0x080060f9
 80060d4:	080060f1 	.word	0x080060f1
 80060d8:	2300      	movs	r3, #0
 80060da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060de:	e042      	b.n	8006166 <UART_SetConfig+0x1ba>
 80060e0:	2302      	movs	r3, #2
 80060e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060e6:	e03e      	b.n	8006166 <UART_SetConfig+0x1ba>
 80060e8:	2304      	movs	r3, #4
 80060ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060ee:	e03a      	b.n	8006166 <UART_SetConfig+0x1ba>
 80060f0:	2308      	movs	r3, #8
 80060f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060f6:	e036      	b.n	8006166 <UART_SetConfig+0x1ba>
 80060f8:	2310      	movs	r3, #16
 80060fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060fe:	e032      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a6a      	ldr	r2, [pc, #424]	; (80062b0 <UART_SetConfig+0x304>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d12a      	bne.n	8006160 <UART_SetConfig+0x1b4>
 800610a:	4b6b      	ldr	r3, [pc, #428]	; (80062b8 <UART_SetConfig+0x30c>)
 800610c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006110:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006114:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006118:	d01a      	beq.n	8006150 <UART_SetConfig+0x1a4>
 800611a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800611e:	d81b      	bhi.n	8006158 <UART_SetConfig+0x1ac>
 8006120:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006124:	d00c      	beq.n	8006140 <UART_SetConfig+0x194>
 8006126:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800612a:	d815      	bhi.n	8006158 <UART_SetConfig+0x1ac>
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <UART_SetConfig+0x18c>
 8006130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006134:	d008      	beq.n	8006148 <UART_SetConfig+0x19c>
 8006136:	e00f      	b.n	8006158 <UART_SetConfig+0x1ac>
 8006138:	2300      	movs	r3, #0
 800613a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800613e:	e012      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006140:	2302      	movs	r3, #2
 8006142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006146:	e00e      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006148:	2304      	movs	r3, #4
 800614a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800614e:	e00a      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006150:	2308      	movs	r3, #8
 8006152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006156:	e006      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006158:	2310      	movs	r3, #16
 800615a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800615e:	e002      	b.n	8006166 <UART_SetConfig+0x1ba>
 8006160:	2310      	movs	r3, #16
 8006162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a51      	ldr	r2, [pc, #324]	; (80062b0 <UART_SetConfig+0x304>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d17a      	bne.n	8006266 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006170:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006174:	2b08      	cmp	r3, #8
 8006176:	d824      	bhi.n	80061c2 <UART_SetConfig+0x216>
 8006178:	a201      	add	r2, pc, #4	; (adr r2, 8006180 <UART_SetConfig+0x1d4>)
 800617a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617e:	bf00      	nop
 8006180:	080061a5 	.word	0x080061a5
 8006184:	080061c3 	.word	0x080061c3
 8006188:	080061ad 	.word	0x080061ad
 800618c:	080061c3 	.word	0x080061c3
 8006190:	080061b3 	.word	0x080061b3
 8006194:	080061c3 	.word	0x080061c3
 8006198:	080061c3 	.word	0x080061c3
 800619c:	080061c3 	.word	0x080061c3
 80061a0:	080061bb 	.word	0x080061bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061a4:	f7fe fb06 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 80061a8:	61f8      	str	r0, [r7, #28]
        break;
 80061aa:	e010      	b.n	80061ce <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061ac:	4b44      	ldr	r3, [pc, #272]	; (80062c0 <UART_SetConfig+0x314>)
 80061ae:	61fb      	str	r3, [r7, #28]
        break;
 80061b0:	e00d      	b.n	80061ce <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061b2:	f7fe fa67 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 80061b6:	61f8      	str	r0, [r7, #28]
        break;
 80061b8:	e009      	b.n	80061ce <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061be:	61fb      	str	r3, [r7, #28]
        break;
 80061c0:	e005      	b.n	80061ce <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80061c2:	2300      	movs	r3, #0
 80061c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80061cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 8107 	beq.w	80063e4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	4613      	mov	r3, r2
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	4413      	add	r3, r2
 80061e0:	69fa      	ldr	r2, [r7, #28]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d305      	bcc.n	80061f2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061ec:	69fa      	ldr	r2, [r7, #28]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d903      	bls.n	80061fa <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80061f8:	e0f4      	b.n	80063e4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	2200      	movs	r2, #0
 80061fe:	461c      	mov	r4, r3
 8006200:	4615      	mov	r5, r2
 8006202:	f04f 0200 	mov.w	r2, #0
 8006206:	f04f 0300 	mov.w	r3, #0
 800620a:	022b      	lsls	r3, r5, #8
 800620c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006210:	0222      	lsls	r2, r4, #8
 8006212:	68f9      	ldr	r1, [r7, #12]
 8006214:	6849      	ldr	r1, [r1, #4]
 8006216:	0849      	lsrs	r1, r1, #1
 8006218:	2000      	movs	r0, #0
 800621a:	4688      	mov	r8, r1
 800621c:	4681      	mov	r9, r0
 800621e:	eb12 0a08 	adds.w	sl, r2, r8
 8006222:	eb43 0b09 	adc.w	fp, r3, r9
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	603b      	str	r3, [r7, #0]
 800622e:	607a      	str	r2, [r7, #4]
 8006230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006234:	4650      	mov	r0, sl
 8006236:	4659      	mov	r1, fp
 8006238:	f7fa fd26 	bl	8000c88 <__aeabi_uldivmod>
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	4613      	mov	r3, r2
 8006242:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800624a:	d308      	bcc.n	800625e <UART_SetConfig+0x2b2>
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006252:	d204      	bcs.n	800625e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	60da      	str	r2, [r3, #12]
 800625c:	e0c2      	b.n	80063e4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006264:	e0be      	b.n	80063e4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	69db      	ldr	r3, [r3, #28]
 800626a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800626e:	d16a      	bne.n	8006346 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006270:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006274:	2b08      	cmp	r3, #8
 8006276:	d834      	bhi.n	80062e2 <UART_SetConfig+0x336>
 8006278:	a201      	add	r2, pc, #4	; (adr r2, 8006280 <UART_SetConfig+0x2d4>)
 800627a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627e:	bf00      	nop
 8006280:	080062a5 	.word	0x080062a5
 8006284:	080062c5 	.word	0x080062c5
 8006288:	080062cd 	.word	0x080062cd
 800628c:	080062e3 	.word	0x080062e3
 8006290:	080062d3 	.word	0x080062d3
 8006294:	080062e3 	.word	0x080062e3
 8006298:	080062e3 	.word	0x080062e3
 800629c:	080062e3 	.word	0x080062e3
 80062a0:	080062db 	.word	0x080062db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062a4:	f7fe fa86 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 80062a8:	61f8      	str	r0, [r7, #28]
        break;
 80062aa:	e020      	b.n	80062ee <UART_SetConfig+0x342>
 80062ac:	efff69f3 	.word	0xefff69f3
 80062b0:	40008000 	.word	0x40008000
 80062b4:	40013800 	.word	0x40013800
 80062b8:	40021000 	.word	0x40021000
 80062bc:	40004400 	.word	0x40004400
 80062c0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062c4:	f7fe fa8c 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 80062c8:	61f8      	str	r0, [r7, #28]
        break;
 80062ca:	e010      	b.n	80062ee <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062cc:	4b4c      	ldr	r3, [pc, #304]	; (8006400 <UART_SetConfig+0x454>)
 80062ce:	61fb      	str	r3, [r7, #28]
        break;
 80062d0:	e00d      	b.n	80062ee <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062d2:	f7fe f9d7 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 80062d6:	61f8      	str	r0, [r7, #28]
        break;
 80062d8:	e009      	b.n	80062ee <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062de:	61fb      	str	r3, [r7, #28]
        break;
 80062e0:	e005      	b.n	80062ee <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80062e2:	2300      	movs	r3, #0
 80062e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80062ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d077      	beq.n	80063e4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	005a      	lsls	r2, r3, #1
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	085b      	lsrs	r3, r3, #1
 80062fe:	441a      	add	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	fbb2 f3f3 	udiv	r3, r2, r3
 8006308:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	2b0f      	cmp	r3, #15
 800630e:	d916      	bls.n	800633e <UART_SetConfig+0x392>
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006316:	d212      	bcs.n	800633e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	b29b      	uxth	r3, r3
 800631c:	f023 030f 	bic.w	r3, r3, #15
 8006320:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	085b      	lsrs	r3, r3, #1
 8006326:	b29b      	uxth	r3, r3
 8006328:	f003 0307 	and.w	r3, r3, #7
 800632c:	b29a      	uxth	r2, r3
 800632e:	8afb      	ldrh	r3, [r7, #22]
 8006330:	4313      	orrs	r3, r2
 8006332:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	8afa      	ldrh	r2, [r7, #22]
 800633a:	60da      	str	r2, [r3, #12]
 800633c:	e052      	b.n	80063e4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006344:	e04e      	b.n	80063e4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006346:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800634a:	2b08      	cmp	r3, #8
 800634c:	d827      	bhi.n	800639e <UART_SetConfig+0x3f2>
 800634e:	a201      	add	r2, pc, #4	; (adr r2, 8006354 <UART_SetConfig+0x3a8>)
 8006350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006354:	08006379 	.word	0x08006379
 8006358:	08006381 	.word	0x08006381
 800635c:	08006389 	.word	0x08006389
 8006360:	0800639f 	.word	0x0800639f
 8006364:	0800638f 	.word	0x0800638f
 8006368:	0800639f 	.word	0x0800639f
 800636c:	0800639f 	.word	0x0800639f
 8006370:	0800639f 	.word	0x0800639f
 8006374:	08006397 	.word	0x08006397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006378:	f7fe fa1c 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 800637c:	61f8      	str	r0, [r7, #28]
        break;
 800637e:	e014      	b.n	80063aa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006380:	f7fe fa2e 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 8006384:	61f8      	str	r0, [r7, #28]
        break;
 8006386:	e010      	b.n	80063aa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006388:	4b1d      	ldr	r3, [pc, #116]	; (8006400 <UART_SetConfig+0x454>)
 800638a:	61fb      	str	r3, [r7, #28]
        break;
 800638c:	e00d      	b.n	80063aa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800638e:	f7fe f979 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8006392:	61f8      	str	r0, [r7, #28]
        break;
 8006394:	e009      	b.n	80063aa <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800639a:	61fb      	str	r3, [r7, #28]
        break;
 800639c:	e005      	b.n	80063aa <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80063a8:	bf00      	nop
    }

    if (pclk != 0U)
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d019      	beq.n	80063e4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	085a      	lsrs	r2, r3, #1
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	441a      	add	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	2b0f      	cmp	r3, #15
 80063c8:	d909      	bls.n	80063de <UART_SetConfig+0x432>
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063d0:	d205      	bcs.n	80063de <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60da      	str	r2, [r3, #12]
 80063dc:	e002      	b.n	80063e4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80063f0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3728      	adds	r7, #40	; 0x28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063fe:	bf00      	nop
 8006400:	00f42400 	.word	0x00f42400

08006404 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006410:	f003 0301 	and.w	r3, r3, #1
 8006414:	2b00      	cmp	r3, #0
 8006416:	d00a      	beq.n	800642e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	430a      	orrs	r2, r1
 800642c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00a      	beq.n	8006450 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	430a      	orrs	r2, r1
 800644e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006454:	f003 0304 	and.w	r3, r3, #4
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00a      	beq.n	8006472 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	430a      	orrs	r2, r1
 8006470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006476:	f003 0308 	and.w	r3, r3, #8
 800647a:	2b00      	cmp	r3, #0
 800647c:	d00a      	beq.n	8006494 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	430a      	orrs	r2, r1
 8006492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006498:	f003 0310 	and.w	r3, r3, #16
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00a      	beq.n	80064b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d00a      	beq.n	80064d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	430a      	orrs	r2, r1
 80064d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d01a      	beq.n	800651a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006502:	d10a      	bne.n	800651a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	430a      	orrs	r2, r1
 8006518:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00a      	beq.n	800653c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	430a      	orrs	r2, r1
 800653a:	605a      	str	r2, [r3, #4]
  }
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b086      	sub	sp, #24
 800654c:	af02      	add	r7, sp, #8
 800654e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006558:	f7fc f9ce 	bl	80028f8 <HAL_GetTick>
 800655c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0308 	and.w	r3, r3, #8
 8006568:	2b08      	cmp	r3, #8
 800656a:	d10e      	bne.n	800658a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800656c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 f82d 	bl	80065da <UART_WaitOnFlagUntilTimeout>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d001      	beq.n	800658a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e023      	b.n	80065d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0304 	and.w	r3, r3, #4
 8006594:	2b04      	cmp	r3, #4
 8006596:	d10e      	bne.n	80065b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006598:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f817 	bl	80065da <UART_WaitOnFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e00d      	b.n	80065d2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2220      	movs	r2, #32
 80065ba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2220      	movs	r2, #32
 80065c0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b09c      	sub	sp, #112	; 0x70
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	603b      	str	r3, [r7, #0]
 80065e6:	4613      	mov	r3, r2
 80065e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ea:	e0a5      	b.n	8006738 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f2:	f000 80a1 	beq.w	8006738 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065f6:	f7fc f97f 	bl	80028f8 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006602:	429a      	cmp	r2, r3
 8006604:	d302      	bcc.n	800660c <UART_WaitOnFlagUntilTimeout+0x32>
 8006606:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006608:	2b00      	cmp	r3, #0
 800660a:	d13e      	bne.n	800668a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006612:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006614:	e853 3f00 	ldrex	r3, [r3]
 8006618:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800661a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800661c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006620:	667b      	str	r3, [r7, #100]	; 0x64
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	461a      	mov	r2, r3
 8006628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800662a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800662c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006630:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006638:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e6      	bne.n	800660c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	3308      	adds	r3, #8
 8006644:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006648:	e853 3f00 	ldrex	r3, [r3]
 800664c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800664e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006650:	f023 0301 	bic.w	r3, r3, #1
 8006654:	663b      	str	r3, [r7, #96]	; 0x60
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	3308      	adds	r3, #8
 800665c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800665e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006660:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006664:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800666c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e5      	bne.n	800663e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2220      	movs	r2, #32
 8006676:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2220      	movs	r2, #32
 800667c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e067      	b.n	800675a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0304 	and.w	r3, r3, #4
 8006694:	2b00      	cmp	r3, #0
 8006696:	d04f      	beq.n	8006738 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066a6:	d147      	bne.n	8006738 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066b0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	461a      	mov	r2, r3
 80066ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066d0:	637b      	str	r3, [r7, #52]	; 0x34
 80066d2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80066d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80066d8:	e841 2300 	strex	r3, r2, [r1]
 80066dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80066de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1e6      	bne.n	80066b2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3308      	adds	r3, #8
 80066ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	e853 3f00 	ldrex	r3, [r3]
 80066f2:	613b      	str	r3, [r7, #16]
   return(result);
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f023 0301 	bic.w	r3, r3, #1
 80066fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3308      	adds	r3, #8
 8006702:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006704:	623a      	str	r2, [r7, #32]
 8006706:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006708:	69f9      	ldr	r1, [r7, #28]
 800670a:	6a3a      	ldr	r2, [r7, #32]
 800670c:	e841 2300 	strex	r3, r2, [r1]
 8006710:	61bb      	str	r3, [r7, #24]
   return(result);
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1e5      	bne.n	80066e4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2220      	movs	r2, #32
 8006722:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2220      	movs	r2, #32
 8006728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e010      	b.n	800675a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	69da      	ldr	r2, [r3, #28]
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	4013      	ands	r3, r2
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	429a      	cmp	r2, r3
 8006746:	bf0c      	ite	eq
 8006748:	2301      	moveq	r3, #1
 800674a:	2300      	movne	r3, #0
 800674c:	b2db      	uxtb	r3, r3
 800674e:	461a      	mov	r2, r3
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	429a      	cmp	r2, r3
 8006754:	f43f af4a 	beq.w	80065ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3770      	adds	r7, #112	; 0x70
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
	...

08006764 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006764:	b480      	push	{r7}
 8006766:	b097      	sub	sp, #92	; 0x5c
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	4613      	mov	r3, r2
 8006770:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	88fa      	ldrh	r2, [r7, #6]
 800677c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	88fa      	ldrh	r2, [r7, #6]
 8006784:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006796:	d10e      	bne.n	80067b6 <UART_Start_Receive_IT+0x52>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d105      	bne.n	80067ac <UART_Start_Receive_IT+0x48>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80067a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067aa:	e02d      	b.n	8006808 <UART_Start_Receive_IT+0xa4>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	22ff      	movs	r2, #255	; 0xff
 80067b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067b4:	e028      	b.n	8006808 <UART_Start_Receive_IT+0xa4>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10d      	bne.n	80067da <UART_Start_Receive_IT+0x76>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d104      	bne.n	80067d0 <UART_Start_Receive_IT+0x6c>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	22ff      	movs	r2, #255	; 0xff
 80067ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067ce:	e01b      	b.n	8006808 <UART_Start_Receive_IT+0xa4>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	227f      	movs	r2, #127	; 0x7f
 80067d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067d8:	e016      	b.n	8006808 <UART_Start_Receive_IT+0xa4>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067e2:	d10d      	bne.n	8006800 <UART_Start_Receive_IT+0x9c>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	691b      	ldr	r3, [r3, #16]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d104      	bne.n	80067f6 <UART_Start_Receive_IT+0x92>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	227f      	movs	r2, #127	; 0x7f
 80067f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067f4:	e008      	b.n	8006808 <UART_Start_Receive_IT+0xa4>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	223f      	movs	r2, #63	; 0x3f
 80067fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067fe:	e003      	b.n	8006808 <UART_Start_Receive_IT+0xa4>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2222      	movs	r2, #34	; 0x22
 8006814:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3308      	adds	r3, #8
 800681c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006820:	e853 3f00 	ldrex	r3, [r3]
 8006824:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006828:	f043 0301 	orr.w	r3, r3, #1
 800682c:	657b      	str	r3, [r7, #84]	; 0x54
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3308      	adds	r3, #8
 8006834:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006836:	64ba      	str	r2, [r7, #72]	; 0x48
 8006838:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800683c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800683e:	e841 2300 	strex	r3, r2, [r1]
 8006842:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006844:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1e5      	bne.n	8006816 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006852:	d107      	bne.n	8006864 <UART_Start_Receive_IT+0x100>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d103      	bne.n	8006864 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4a24      	ldr	r2, [pc, #144]	; (80068f0 <UART_Start_Receive_IT+0x18c>)
 8006860:	665a      	str	r2, [r3, #100]	; 0x64
 8006862:	e002      	b.n	800686a <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4a23      	ldr	r2, [pc, #140]	; (80068f4 <UART_Start_Receive_IT+0x190>)
 8006868:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d019      	beq.n	80068ae <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006882:	e853 3f00 	ldrex	r3, [r3]
 8006886:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800688e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006898:	637b      	str	r3, [r7, #52]	; 0x34
 800689a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800689e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068a0:	e841 2300 	strex	r3, r2, [r1]
 80068a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80068a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1e6      	bne.n	800687a <UART_Start_Receive_IT+0x116>
 80068ac:	e018      	b.n	80068e0 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	e853 3f00 	ldrex	r3, [r3]
 80068ba:	613b      	str	r3, [r7, #16]
   return(result);
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f043 0320 	orr.w	r3, r3, #32
 80068c2:	653b      	str	r3, [r7, #80]	; 0x50
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	461a      	mov	r2, r3
 80068ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068cc:	623b      	str	r3, [r7, #32]
 80068ce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	69f9      	ldr	r1, [r7, #28]
 80068d2:	6a3a      	ldr	r2, [r7, #32]
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e6      	bne.n	80068ae <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	375c      	adds	r7, #92	; 0x5c
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	08006b9f 	.word	0x08006b9f
 80068f4:	08006a3f 	.word	0x08006a3f

080068f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b095      	sub	sp, #84	; 0x54
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006908:	e853 3f00 	ldrex	r3, [r3]
 800690c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800690e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006910:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006914:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	461a      	mov	r2, r3
 800691c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800691e:	643b      	str	r3, [r7, #64]	; 0x40
 8006920:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006922:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006924:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006926:	e841 2300 	strex	r3, r2, [r1]
 800692a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800692c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1e6      	bne.n	8006900 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	3308      	adds	r3, #8
 8006938:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	61fb      	str	r3, [r7, #28]
   return(result);
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	f023 0301 	bic.w	r3, r3, #1
 8006948:	64bb      	str	r3, [r7, #72]	; 0x48
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3308      	adds	r3, #8
 8006950:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006952:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006954:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006958:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e5      	bne.n	8006932 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800696a:	2b01      	cmp	r3, #1
 800696c:	d118      	bne.n	80069a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	e853 3f00 	ldrex	r3, [r3]
 800697a:	60bb      	str	r3, [r7, #8]
   return(result);
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	f023 0310 	bic.w	r3, r3, #16
 8006982:	647b      	str	r3, [r7, #68]	; 0x44
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	461a      	mov	r2, r3
 800698a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800698c:	61bb      	str	r3, [r7, #24]
 800698e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006990:	6979      	ldr	r1, [r7, #20]
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	e841 2300 	strex	r3, r2, [r1]
 8006998:	613b      	str	r3, [r7, #16]
   return(result);
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1e6      	bne.n	800696e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2220      	movs	r2, #32
 80069a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	665a      	str	r2, [r3, #100]	; 0x64
}
 80069b2:	bf00      	nop
 80069b4:	3754      	adds	r7, #84	; 0x54
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr

080069be <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b084      	sub	sp, #16
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f7ff facf 	bl	8005f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069e2:	bf00      	nop
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b088      	sub	sp, #32
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	e853 3f00 	ldrex	r3, [r3]
 80069fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a06:	61fb      	str	r3, [r7, #28]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	61bb      	str	r3, [r7, #24]
 8006a12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a14:	6979      	ldr	r1, [r7, #20]
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	e841 2300 	strex	r3, r2, [r1]
 8006a1c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1e6      	bne.n	80069f2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2220      	movs	r2, #32
 8006a28:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7ff fa9b 	bl	8005f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a36:	bf00      	nop
 8006a38:	3720      	adds	r7, #32
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b096      	sub	sp, #88	; 0x58
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006a4c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a54:	2b22      	cmp	r3, #34	; 0x22
 8006a56:	f040 8094 	bne.w	8006b82 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006a60:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a64:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006a68:	b2d9      	uxtb	r1, r3
 8006a6a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006a6e:	b2da      	uxtb	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a74:	400a      	ands	r2, r1
 8006a76:	b2d2      	uxtb	r2, r2
 8006a78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d179      	bne.n	8006b96 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ab2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ab6:	653b      	str	r3, [r7, #80]	; 0x50
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	461a      	mov	r2, r3
 8006abe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ac0:	647b      	str	r3, [r7, #68]	; 0x44
 8006ac2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ac6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ac8:	e841 2300 	strex	r3, r2, [r1]
 8006acc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e6      	bne.n	8006aa2 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	3308      	adds	r3, #8
 8006ada:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ade:	e853 3f00 	ldrex	r3, [r3]
 8006ae2:	623b      	str	r3, [r7, #32]
   return(result);
 8006ae4:	6a3b      	ldr	r3, [r7, #32]
 8006ae6:	f023 0301 	bic.w	r3, r3, #1
 8006aea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3308      	adds	r3, #8
 8006af2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006af4:	633a      	str	r2, [r7, #48]	; 0x30
 8006af6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006afa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006afc:	e841 2300 	strex	r3, r2, [r1]
 8006b00:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1e5      	bne.n	8006ad4 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d12e      	bne.n	8006b7a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 0310 	bic.w	r3, r3, #16
 8006b36:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b40:	61fb      	str	r3, [r7, #28]
 8006b42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	69b9      	ldr	r1, [r7, #24]
 8006b46:	69fa      	ldr	r2, [r7, #28]
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	617b      	str	r3, [r7, #20]
   return(result);
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e6      	bne.n	8006b22 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	69db      	ldr	r3, [r3, #28]
 8006b5a:	f003 0310 	and.w	r3, r3, #16
 8006b5e:	2b10      	cmp	r3, #16
 8006b60:	d103      	bne.n	8006b6a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2210      	movs	r2, #16
 8006b68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006b70:	4619      	mov	r1, r3
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fa0e 	bl	8005f94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b78:	e00d      	b.n	8006b96 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7fa ffde 	bl	8001b3c <HAL_UART_RxCpltCallback>
}
 8006b80:	e009      	b.n	8006b96 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	8b1b      	ldrh	r3, [r3, #24]
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f042 0208 	orr.w	r2, r2, #8
 8006b92:	b292      	uxth	r2, r2
 8006b94:	831a      	strh	r2, [r3, #24]
}
 8006b96:	bf00      	nop
 8006b98:	3758      	adds	r7, #88	; 0x58
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006b9e:	b580      	push	{r7, lr}
 8006ba0:	b096      	sub	sp, #88	; 0x58
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006bac:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bb4:	2b22      	cmp	r3, #34	; 0x22
 8006bb6:	f040 8094 	bne.w	8006ce2 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006bc0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bc8:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006bca:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006bce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bd8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bde:	1c9a      	adds	r2, r3, #2
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d179      	bne.n	8006cf6 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c0a:	e853 3f00 	ldrex	r3, [r3]
 8006c0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c20:	643b      	str	r3, [r7, #64]	; 0x40
 8006c22:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c28:	e841 2300 	strex	r3, r2, [r1]
 8006c2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1e6      	bne.n	8006c02 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3308      	adds	r3, #8
 8006c3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3c:	6a3b      	ldr	r3, [r7, #32]
 8006c3e:	e853 3f00 	ldrex	r3, [r3]
 8006c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	f023 0301 	bic.w	r3, r3, #1
 8006c4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	3308      	adds	r3, #8
 8006c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c5c:	e841 2300 	strex	r3, r2, [r1]
 8006c60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1e5      	bne.n	8006c34 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d12e      	bne.n	8006cda <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	e853 3f00 	ldrex	r3, [r3]
 8006c8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	f023 0310 	bic.w	r3, r3, #16
 8006c96:	647b      	str	r3, [r7, #68]	; 0x44
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ca0:	61bb      	str	r3, [r7, #24]
 8006ca2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca4:	6979      	ldr	r1, [r7, #20]
 8006ca6:	69ba      	ldr	r2, [r7, #24]
 8006ca8:	e841 2300 	strex	r3, r2, [r1]
 8006cac:	613b      	str	r3, [r7, #16]
   return(result);
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1e6      	bne.n	8006c82 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	69db      	ldr	r3, [r3, #28]
 8006cba:	f003 0310 	and.w	r3, r3, #16
 8006cbe:	2b10      	cmp	r3, #16
 8006cc0:	d103      	bne.n	8006cca <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2210      	movs	r2, #16
 8006cc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f7ff f95e 	bl	8005f94 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006cd8:	e00d      	b.n	8006cf6 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fa ff2e 	bl	8001b3c <HAL_UART_RxCpltCallback>
}
 8006ce0:	e009      	b.n	8006cf6 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	8b1b      	ldrh	r3, [r3, #24]
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f042 0208 	orr.w	r2, r2, #8
 8006cf2:	b292      	uxth	r2, r2
 8006cf4:	831a      	strh	r2, [r3, #24]
}
 8006cf6:	bf00      	nop
 8006cf8:	3758      	adds	r7, #88	; 0x58
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b083      	sub	sp, #12
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
	...

08006d14 <__errno>:
 8006d14:	4b01      	ldr	r3, [pc, #4]	; (8006d1c <__errno+0x8>)
 8006d16:	6818      	ldr	r0, [r3, #0]
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	2000009c 	.word	0x2000009c

08006d20 <__libc_init_array>:
 8006d20:	b570      	push	{r4, r5, r6, lr}
 8006d22:	4d0d      	ldr	r5, [pc, #52]	; (8006d58 <__libc_init_array+0x38>)
 8006d24:	4c0d      	ldr	r4, [pc, #52]	; (8006d5c <__libc_init_array+0x3c>)
 8006d26:	1b64      	subs	r4, r4, r5
 8006d28:	10a4      	asrs	r4, r4, #2
 8006d2a:	2600      	movs	r6, #0
 8006d2c:	42a6      	cmp	r6, r4
 8006d2e:	d109      	bne.n	8006d44 <__libc_init_array+0x24>
 8006d30:	4d0b      	ldr	r5, [pc, #44]	; (8006d60 <__libc_init_array+0x40>)
 8006d32:	4c0c      	ldr	r4, [pc, #48]	; (8006d64 <__libc_init_array+0x44>)
 8006d34:	f004 fffc 	bl	800bd30 <_init>
 8006d38:	1b64      	subs	r4, r4, r5
 8006d3a:	10a4      	asrs	r4, r4, #2
 8006d3c:	2600      	movs	r6, #0
 8006d3e:	42a6      	cmp	r6, r4
 8006d40:	d105      	bne.n	8006d4e <__libc_init_array+0x2e>
 8006d42:	bd70      	pop	{r4, r5, r6, pc}
 8006d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d48:	4798      	blx	r3
 8006d4a:	3601      	adds	r6, #1
 8006d4c:	e7ee      	b.n	8006d2c <__libc_init_array+0xc>
 8006d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d52:	4798      	blx	r3
 8006d54:	3601      	adds	r6, #1
 8006d56:	e7f2      	b.n	8006d3e <__libc_init_array+0x1e>
 8006d58:	0800c7f8 	.word	0x0800c7f8
 8006d5c:	0800c7f8 	.word	0x0800c7f8
 8006d60:	0800c7f8 	.word	0x0800c7f8
 8006d64:	0800c7fc 	.word	0x0800c7fc

08006d68 <memcpy>:
 8006d68:	440a      	add	r2, r1
 8006d6a:	4291      	cmp	r1, r2
 8006d6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d70:	d100      	bne.n	8006d74 <memcpy+0xc>
 8006d72:	4770      	bx	lr
 8006d74:	b510      	push	{r4, lr}
 8006d76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d7e:	4291      	cmp	r1, r2
 8006d80:	d1f9      	bne.n	8006d76 <memcpy+0xe>
 8006d82:	bd10      	pop	{r4, pc}

08006d84 <memset>:
 8006d84:	4402      	add	r2, r0
 8006d86:	4603      	mov	r3, r0
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d100      	bne.n	8006d8e <memset+0xa>
 8006d8c:	4770      	bx	lr
 8006d8e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d92:	e7f9      	b.n	8006d88 <memset+0x4>

08006d94 <__cvt>:
 8006d94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d98:	ec55 4b10 	vmov	r4, r5, d0
 8006d9c:	2d00      	cmp	r5, #0
 8006d9e:	460e      	mov	r6, r1
 8006da0:	4619      	mov	r1, r3
 8006da2:	462b      	mov	r3, r5
 8006da4:	bfbb      	ittet	lt
 8006da6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006daa:	461d      	movlt	r5, r3
 8006dac:	2300      	movge	r3, #0
 8006dae:	232d      	movlt	r3, #45	; 0x2d
 8006db0:	700b      	strb	r3, [r1, #0]
 8006db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006db4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006db8:	4691      	mov	r9, r2
 8006dba:	f023 0820 	bic.w	r8, r3, #32
 8006dbe:	bfbc      	itt	lt
 8006dc0:	4622      	movlt	r2, r4
 8006dc2:	4614      	movlt	r4, r2
 8006dc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006dc8:	d005      	beq.n	8006dd6 <__cvt+0x42>
 8006dca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006dce:	d100      	bne.n	8006dd2 <__cvt+0x3e>
 8006dd0:	3601      	adds	r6, #1
 8006dd2:	2102      	movs	r1, #2
 8006dd4:	e000      	b.n	8006dd8 <__cvt+0x44>
 8006dd6:	2103      	movs	r1, #3
 8006dd8:	ab03      	add	r3, sp, #12
 8006dda:	9301      	str	r3, [sp, #4]
 8006ddc:	ab02      	add	r3, sp, #8
 8006dde:	9300      	str	r3, [sp, #0]
 8006de0:	ec45 4b10 	vmov	d0, r4, r5
 8006de4:	4653      	mov	r3, sl
 8006de6:	4632      	mov	r2, r6
 8006de8:	f001 fe46 	bl	8008a78 <_dtoa_r>
 8006dec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006df0:	4607      	mov	r7, r0
 8006df2:	d102      	bne.n	8006dfa <__cvt+0x66>
 8006df4:	f019 0f01 	tst.w	r9, #1
 8006df8:	d022      	beq.n	8006e40 <__cvt+0xac>
 8006dfa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006dfe:	eb07 0906 	add.w	r9, r7, r6
 8006e02:	d110      	bne.n	8006e26 <__cvt+0x92>
 8006e04:	783b      	ldrb	r3, [r7, #0]
 8006e06:	2b30      	cmp	r3, #48	; 0x30
 8006e08:	d10a      	bne.n	8006e20 <__cvt+0x8c>
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	4620      	mov	r0, r4
 8006e10:	4629      	mov	r1, r5
 8006e12:	f7f9 fe59 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e16:	b918      	cbnz	r0, 8006e20 <__cvt+0x8c>
 8006e18:	f1c6 0601 	rsb	r6, r6, #1
 8006e1c:	f8ca 6000 	str.w	r6, [sl]
 8006e20:	f8da 3000 	ldr.w	r3, [sl]
 8006e24:	4499      	add	r9, r3
 8006e26:	2200      	movs	r2, #0
 8006e28:	2300      	movs	r3, #0
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	4629      	mov	r1, r5
 8006e2e:	f7f9 fe4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e32:	b108      	cbz	r0, 8006e38 <__cvt+0xa4>
 8006e34:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e38:	2230      	movs	r2, #48	; 0x30
 8006e3a:	9b03      	ldr	r3, [sp, #12]
 8006e3c:	454b      	cmp	r3, r9
 8006e3e:	d307      	bcc.n	8006e50 <__cvt+0xbc>
 8006e40:	9b03      	ldr	r3, [sp, #12]
 8006e42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e44:	1bdb      	subs	r3, r3, r7
 8006e46:	4638      	mov	r0, r7
 8006e48:	6013      	str	r3, [r2, #0]
 8006e4a:	b004      	add	sp, #16
 8006e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e50:	1c59      	adds	r1, r3, #1
 8006e52:	9103      	str	r1, [sp, #12]
 8006e54:	701a      	strb	r2, [r3, #0]
 8006e56:	e7f0      	b.n	8006e3a <__cvt+0xa6>

08006e58 <__exponent>:
 8006e58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2900      	cmp	r1, #0
 8006e5e:	bfb8      	it	lt
 8006e60:	4249      	neglt	r1, r1
 8006e62:	f803 2b02 	strb.w	r2, [r3], #2
 8006e66:	bfb4      	ite	lt
 8006e68:	222d      	movlt	r2, #45	; 0x2d
 8006e6a:	222b      	movge	r2, #43	; 0x2b
 8006e6c:	2909      	cmp	r1, #9
 8006e6e:	7042      	strb	r2, [r0, #1]
 8006e70:	dd2a      	ble.n	8006ec8 <__exponent+0x70>
 8006e72:	f10d 0407 	add.w	r4, sp, #7
 8006e76:	46a4      	mov	ip, r4
 8006e78:	270a      	movs	r7, #10
 8006e7a:	46a6      	mov	lr, r4
 8006e7c:	460a      	mov	r2, r1
 8006e7e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006e82:	fb07 1516 	mls	r5, r7, r6, r1
 8006e86:	3530      	adds	r5, #48	; 0x30
 8006e88:	2a63      	cmp	r2, #99	; 0x63
 8006e8a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006e8e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006e92:	4631      	mov	r1, r6
 8006e94:	dcf1      	bgt.n	8006e7a <__exponent+0x22>
 8006e96:	3130      	adds	r1, #48	; 0x30
 8006e98:	f1ae 0502 	sub.w	r5, lr, #2
 8006e9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006ea0:	1c44      	adds	r4, r0, #1
 8006ea2:	4629      	mov	r1, r5
 8006ea4:	4561      	cmp	r1, ip
 8006ea6:	d30a      	bcc.n	8006ebe <__exponent+0x66>
 8006ea8:	f10d 0209 	add.w	r2, sp, #9
 8006eac:	eba2 020e 	sub.w	r2, r2, lr
 8006eb0:	4565      	cmp	r5, ip
 8006eb2:	bf88      	it	hi
 8006eb4:	2200      	movhi	r2, #0
 8006eb6:	4413      	add	r3, r2
 8006eb8:	1a18      	subs	r0, r3, r0
 8006eba:	b003      	add	sp, #12
 8006ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ebe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ec2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006ec6:	e7ed      	b.n	8006ea4 <__exponent+0x4c>
 8006ec8:	2330      	movs	r3, #48	; 0x30
 8006eca:	3130      	adds	r1, #48	; 0x30
 8006ecc:	7083      	strb	r3, [r0, #2]
 8006ece:	70c1      	strb	r1, [r0, #3]
 8006ed0:	1d03      	adds	r3, r0, #4
 8006ed2:	e7f1      	b.n	8006eb8 <__exponent+0x60>

08006ed4 <_printf_float>:
 8006ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed8:	ed2d 8b02 	vpush	{d8}
 8006edc:	b08d      	sub	sp, #52	; 0x34
 8006ede:	460c      	mov	r4, r1
 8006ee0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006ee4:	4616      	mov	r6, r2
 8006ee6:	461f      	mov	r7, r3
 8006ee8:	4605      	mov	r5, r0
 8006eea:	f002 ff35 	bl	8009d58 <_localeconv_r>
 8006eee:	f8d0 a000 	ldr.w	sl, [r0]
 8006ef2:	4650      	mov	r0, sl
 8006ef4:	f7f9 f96c 	bl	80001d0 <strlen>
 8006ef8:	2300      	movs	r3, #0
 8006efa:	930a      	str	r3, [sp, #40]	; 0x28
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	9305      	str	r3, [sp, #20]
 8006f00:	f8d8 3000 	ldr.w	r3, [r8]
 8006f04:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006f08:	3307      	adds	r3, #7
 8006f0a:	f023 0307 	bic.w	r3, r3, #7
 8006f0e:	f103 0208 	add.w	r2, r3, #8
 8006f12:	f8c8 2000 	str.w	r2, [r8]
 8006f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006f1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006f22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f26:	9307      	str	r3, [sp, #28]
 8006f28:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f2c:	ee08 0a10 	vmov	s16, r0
 8006f30:	4b9f      	ldr	r3, [pc, #636]	; (80071b0 <_printf_float+0x2dc>)
 8006f32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f36:	f04f 32ff 	mov.w	r2, #4294967295
 8006f3a:	f7f9 fdf7 	bl	8000b2c <__aeabi_dcmpun>
 8006f3e:	bb88      	cbnz	r0, 8006fa4 <_printf_float+0xd0>
 8006f40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f44:	4b9a      	ldr	r3, [pc, #616]	; (80071b0 <_printf_float+0x2dc>)
 8006f46:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4a:	f7f9 fdd1 	bl	8000af0 <__aeabi_dcmple>
 8006f4e:	bb48      	cbnz	r0, 8006fa4 <_printf_float+0xd0>
 8006f50:	2200      	movs	r2, #0
 8006f52:	2300      	movs	r3, #0
 8006f54:	4640      	mov	r0, r8
 8006f56:	4649      	mov	r1, r9
 8006f58:	f7f9 fdc0 	bl	8000adc <__aeabi_dcmplt>
 8006f5c:	b110      	cbz	r0, 8006f64 <_printf_float+0x90>
 8006f5e:	232d      	movs	r3, #45	; 0x2d
 8006f60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f64:	4b93      	ldr	r3, [pc, #588]	; (80071b4 <_printf_float+0x2e0>)
 8006f66:	4894      	ldr	r0, [pc, #592]	; (80071b8 <_printf_float+0x2e4>)
 8006f68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006f6c:	bf94      	ite	ls
 8006f6e:	4698      	movls	r8, r3
 8006f70:	4680      	movhi	r8, r0
 8006f72:	2303      	movs	r3, #3
 8006f74:	6123      	str	r3, [r4, #16]
 8006f76:	9b05      	ldr	r3, [sp, #20]
 8006f78:	f023 0204 	bic.w	r2, r3, #4
 8006f7c:	6022      	str	r2, [r4, #0]
 8006f7e:	f04f 0900 	mov.w	r9, #0
 8006f82:	9700      	str	r7, [sp, #0]
 8006f84:	4633      	mov	r3, r6
 8006f86:	aa0b      	add	r2, sp, #44	; 0x2c
 8006f88:	4621      	mov	r1, r4
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	f000 f9d8 	bl	8007340 <_printf_common>
 8006f90:	3001      	adds	r0, #1
 8006f92:	f040 8090 	bne.w	80070b6 <_printf_float+0x1e2>
 8006f96:	f04f 30ff 	mov.w	r0, #4294967295
 8006f9a:	b00d      	add	sp, #52	; 0x34
 8006f9c:	ecbd 8b02 	vpop	{d8}
 8006fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa4:	4642      	mov	r2, r8
 8006fa6:	464b      	mov	r3, r9
 8006fa8:	4640      	mov	r0, r8
 8006faa:	4649      	mov	r1, r9
 8006fac:	f7f9 fdbe 	bl	8000b2c <__aeabi_dcmpun>
 8006fb0:	b140      	cbz	r0, 8006fc4 <_printf_float+0xf0>
 8006fb2:	464b      	mov	r3, r9
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	bfbc      	itt	lt
 8006fb8:	232d      	movlt	r3, #45	; 0x2d
 8006fba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006fbe:	487f      	ldr	r0, [pc, #508]	; (80071bc <_printf_float+0x2e8>)
 8006fc0:	4b7f      	ldr	r3, [pc, #508]	; (80071c0 <_printf_float+0x2ec>)
 8006fc2:	e7d1      	b.n	8006f68 <_printf_float+0x94>
 8006fc4:	6863      	ldr	r3, [r4, #4]
 8006fc6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006fca:	9206      	str	r2, [sp, #24]
 8006fcc:	1c5a      	adds	r2, r3, #1
 8006fce:	d13f      	bne.n	8007050 <_printf_float+0x17c>
 8006fd0:	2306      	movs	r3, #6
 8006fd2:	6063      	str	r3, [r4, #4]
 8006fd4:	9b05      	ldr	r3, [sp, #20]
 8006fd6:	6861      	ldr	r1, [r4, #4]
 8006fd8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006fdc:	2300      	movs	r3, #0
 8006fde:	9303      	str	r3, [sp, #12]
 8006fe0:	ab0a      	add	r3, sp, #40	; 0x28
 8006fe2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006fe6:	ab09      	add	r3, sp, #36	; 0x24
 8006fe8:	ec49 8b10 	vmov	d0, r8, r9
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	6022      	str	r2, [r4, #0]
 8006ff0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	f7ff fecd 	bl	8006d94 <__cvt>
 8006ffa:	9b06      	ldr	r3, [sp, #24]
 8006ffc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ffe:	2b47      	cmp	r3, #71	; 0x47
 8007000:	4680      	mov	r8, r0
 8007002:	d108      	bne.n	8007016 <_printf_float+0x142>
 8007004:	1cc8      	adds	r0, r1, #3
 8007006:	db02      	blt.n	800700e <_printf_float+0x13a>
 8007008:	6863      	ldr	r3, [r4, #4]
 800700a:	4299      	cmp	r1, r3
 800700c:	dd41      	ble.n	8007092 <_printf_float+0x1be>
 800700e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007012:	fa5f fb8b 	uxtb.w	fp, fp
 8007016:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800701a:	d820      	bhi.n	800705e <_printf_float+0x18a>
 800701c:	3901      	subs	r1, #1
 800701e:	465a      	mov	r2, fp
 8007020:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007024:	9109      	str	r1, [sp, #36]	; 0x24
 8007026:	f7ff ff17 	bl	8006e58 <__exponent>
 800702a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800702c:	1813      	adds	r3, r2, r0
 800702e:	2a01      	cmp	r2, #1
 8007030:	4681      	mov	r9, r0
 8007032:	6123      	str	r3, [r4, #16]
 8007034:	dc02      	bgt.n	800703c <_printf_float+0x168>
 8007036:	6822      	ldr	r2, [r4, #0]
 8007038:	07d2      	lsls	r2, r2, #31
 800703a:	d501      	bpl.n	8007040 <_printf_float+0x16c>
 800703c:	3301      	adds	r3, #1
 800703e:	6123      	str	r3, [r4, #16]
 8007040:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007044:	2b00      	cmp	r3, #0
 8007046:	d09c      	beq.n	8006f82 <_printf_float+0xae>
 8007048:	232d      	movs	r3, #45	; 0x2d
 800704a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800704e:	e798      	b.n	8006f82 <_printf_float+0xae>
 8007050:	9a06      	ldr	r2, [sp, #24]
 8007052:	2a47      	cmp	r2, #71	; 0x47
 8007054:	d1be      	bne.n	8006fd4 <_printf_float+0x100>
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1bc      	bne.n	8006fd4 <_printf_float+0x100>
 800705a:	2301      	movs	r3, #1
 800705c:	e7b9      	b.n	8006fd2 <_printf_float+0xfe>
 800705e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007062:	d118      	bne.n	8007096 <_printf_float+0x1c2>
 8007064:	2900      	cmp	r1, #0
 8007066:	6863      	ldr	r3, [r4, #4]
 8007068:	dd0b      	ble.n	8007082 <_printf_float+0x1ae>
 800706a:	6121      	str	r1, [r4, #16]
 800706c:	b913      	cbnz	r3, 8007074 <_printf_float+0x1a0>
 800706e:	6822      	ldr	r2, [r4, #0]
 8007070:	07d0      	lsls	r0, r2, #31
 8007072:	d502      	bpl.n	800707a <_printf_float+0x1a6>
 8007074:	3301      	adds	r3, #1
 8007076:	440b      	add	r3, r1
 8007078:	6123      	str	r3, [r4, #16]
 800707a:	65a1      	str	r1, [r4, #88]	; 0x58
 800707c:	f04f 0900 	mov.w	r9, #0
 8007080:	e7de      	b.n	8007040 <_printf_float+0x16c>
 8007082:	b913      	cbnz	r3, 800708a <_printf_float+0x1b6>
 8007084:	6822      	ldr	r2, [r4, #0]
 8007086:	07d2      	lsls	r2, r2, #31
 8007088:	d501      	bpl.n	800708e <_printf_float+0x1ba>
 800708a:	3302      	adds	r3, #2
 800708c:	e7f4      	b.n	8007078 <_printf_float+0x1a4>
 800708e:	2301      	movs	r3, #1
 8007090:	e7f2      	b.n	8007078 <_printf_float+0x1a4>
 8007092:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007098:	4299      	cmp	r1, r3
 800709a:	db05      	blt.n	80070a8 <_printf_float+0x1d4>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	6121      	str	r1, [r4, #16]
 80070a0:	07d8      	lsls	r0, r3, #31
 80070a2:	d5ea      	bpl.n	800707a <_printf_float+0x1a6>
 80070a4:	1c4b      	adds	r3, r1, #1
 80070a6:	e7e7      	b.n	8007078 <_printf_float+0x1a4>
 80070a8:	2900      	cmp	r1, #0
 80070aa:	bfd4      	ite	le
 80070ac:	f1c1 0202 	rsble	r2, r1, #2
 80070b0:	2201      	movgt	r2, #1
 80070b2:	4413      	add	r3, r2
 80070b4:	e7e0      	b.n	8007078 <_printf_float+0x1a4>
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	055a      	lsls	r2, r3, #21
 80070ba:	d407      	bmi.n	80070cc <_printf_float+0x1f8>
 80070bc:	6923      	ldr	r3, [r4, #16]
 80070be:	4642      	mov	r2, r8
 80070c0:	4631      	mov	r1, r6
 80070c2:	4628      	mov	r0, r5
 80070c4:	47b8      	blx	r7
 80070c6:	3001      	adds	r0, #1
 80070c8:	d12c      	bne.n	8007124 <_printf_float+0x250>
 80070ca:	e764      	b.n	8006f96 <_printf_float+0xc2>
 80070cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070d0:	f240 80e0 	bls.w	8007294 <_printf_float+0x3c0>
 80070d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070d8:	2200      	movs	r2, #0
 80070da:	2300      	movs	r3, #0
 80070dc:	f7f9 fcf4 	bl	8000ac8 <__aeabi_dcmpeq>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	d034      	beq.n	800714e <_printf_float+0x27a>
 80070e4:	4a37      	ldr	r2, [pc, #220]	; (80071c4 <_printf_float+0x2f0>)
 80070e6:	2301      	movs	r3, #1
 80070e8:	4631      	mov	r1, r6
 80070ea:	4628      	mov	r0, r5
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	f43f af51 	beq.w	8006f96 <_printf_float+0xc2>
 80070f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070f8:	429a      	cmp	r2, r3
 80070fa:	db02      	blt.n	8007102 <_printf_float+0x22e>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	07d8      	lsls	r0, r3, #31
 8007100:	d510      	bpl.n	8007124 <_printf_float+0x250>
 8007102:	ee18 3a10 	vmov	r3, s16
 8007106:	4652      	mov	r2, sl
 8007108:	4631      	mov	r1, r6
 800710a:	4628      	mov	r0, r5
 800710c:	47b8      	blx	r7
 800710e:	3001      	adds	r0, #1
 8007110:	f43f af41 	beq.w	8006f96 <_printf_float+0xc2>
 8007114:	f04f 0800 	mov.w	r8, #0
 8007118:	f104 091a 	add.w	r9, r4, #26
 800711c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800711e:	3b01      	subs	r3, #1
 8007120:	4543      	cmp	r3, r8
 8007122:	dc09      	bgt.n	8007138 <_printf_float+0x264>
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	079b      	lsls	r3, r3, #30
 8007128:	f100 8105 	bmi.w	8007336 <_printf_float+0x462>
 800712c:	68e0      	ldr	r0, [r4, #12]
 800712e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007130:	4298      	cmp	r0, r3
 8007132:	bfb8      	it	lt
 8007134:	4618      	movlt	r0, r3
 8007136:	e730      	b.n	8006f9a <_printf_float+0xc6>
 8007138:	2301      	movs	r3, #1
 800713a:	464a      	mov	r2, r9
 800713c:	4631      	mov	r1, r6
 800713e:	4628      	mov	r0, r5
 8007140:	47b8      	blx	r7
 8007142:	3001      	adds	r0, #1
 8007144:	f43f af27 	beq.w	8006f96 <_printf_float+0xc2>
 8007148:	f108 0801 	add.w	r8, r8, #1
 800714c:	e7e6      	b.n	800711c <_printf_float+0x248>
 800714e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007150:	2b00      	cmp	r3, #0
 8007152:	dc39      	bgt.n	80071c8 <_printf_float+0x2f4>
 8007154:	4a1b      	ldr	r2, [pc, #108]	; (80071c4 <_printf_float+0x2f0>)
 8007156:	2301      	movs	r3, #1
 8007158:	4631      	mov	r1, r6
 800715a:	4628      	mov	r0, r5
 800715c:	47b8      	blx	r7
 800715e:	3001      	adds	r0, #1
 8007160:	f43f af19 	beq.w	8006f96 <_printf_float+0xc2>
 8007164:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007168:	4313      	orrs	r3, r2
 800716a:	d102      	bne.n	8007172 <_printf_float+0x29e>
 800716c:	6823      	ldr	r3, [r4, #0]
 800716e:	07d9      	lsls	r1, r3, #31
 8007170:	d5d8      	bpl.n	8007124 <_printf_float+0x250>
 8007172:	ee18 3a10 	vmov	r3, s16
 8007176:	4652      	mov	r2, sl
 8007178:	4631      	mov	r1, r6
 800717a:	4628      	mov	r0, r5
 800717c:	47b8      	blx	r7
 800717e:	3001      	adds	r0, #1
 8007180:	f43f af09 	beq.w	8006f96 <_printf_float+0xc2>
 8007184:	f04f 0900 	mov.w	r9, #0
 8007188:	f104 0a1a 	add.w	sl, r4, #26
 800718c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800718e:	425b      	negs	r3, r3
 8007190:	454b      	cmp	r3, r9
 8007192:	dc01      	bgt.n	8007198 <_printf_float+0x2c4>
 8007194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007196:	e792      	b.n	80070be <_printf_float+0x1ea>
 8007198:	2301      	movs	r3, #1
 800719a:	4652      	mov	r2, sl
 800719c:	4631      	mov	r1, r6
 800719e:	4628      	mov	r0, r5
 80071a0:	47b8      	blx	r7
 80071a2:	3001      	adds	r0, #1
 80071a4:	f43f aef7 	beq.w	8006f96 <_printf_float+0xc2>
 80071a8:	f109 0901 	add.w	r9, r9, #1
 80071ac:	e7ee      	b.n	800718c <_printf_float+0x2b8>
 80071ae:	bf00      	nop
 80071b0:	7fefffff 	.word	0x7fefffff
 80071b4:	0800c2dc 	.word	0x0800c2dc
 80071b8:	0800c2e0 	.word	0x0800c2e0
 80071bc:	0800c2e8 	.word	0x0800c2e8
 80071c0:	0800c2e4 	.word	0x0800c2e4
 80071c4:	0800c2ec 	.word	0x0800c2ec
 80071c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071cc:	429a      	cmp	r2, r3
 80071ce:	bfa8      	it	ge
 80071d0:	461a      	movge	r2, r3
 80071d2:	2a00      	cmp	r2, #0
 80071d4:	4691      	mov	r9, r2
 80071d6:	dc37      	bgt.n	8007248 <_printf_float+0x374>
 80071d8:	f04f 0b00 	mov.w	fp, #0
 80071dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071e0:	f104 021a 	add.w	r2, r4, #26
 80071e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071e6:	9305      	str	r3, [sp, #20]
 80071e8:	eba3 0309 	sub.w	r3, r3, r9
 80071ec:	455b      	cmp	r3, fp
 80071ee:	dc33      	bgt.n	8007258 <_printf_float+0x384>
 80071f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071f4:	429a      	cmp	r2, r3
 80071f6:	db3b      	blt.n	8007270 <_printf_float+0x39c>
 80071f8:	6823      	ldr	r3, [r4, #0]
 80071fa:	07da      	lsls	r2, r3, #31
 80071fc:	d438      	bmi.n	8007270 <_printf_float+0x39c>
 80071fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007200:	9a05      	ldr	r2, [sp, #20]
 8007202:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007204:	1a9a      	subs	r2, r3, r2
 8007206:	eba3 0901 	sub.w	r9, r3, r1
 800720a:	4591      	cmp	r9, r2
 800720c:	bfa8      	it	ge
 800720e:	4691      	movge	r9, r2
 8007210:	f1b9 0f00 	cmp.w	r9, #0
 8007214:	dc35      	bgt.n	8007282 <_printf_float+0x3ae>
 8007216:	f04f 0800 	mov.w	r8, #0
 800721a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800721e:	f104 0a1a 	add.w	sl, r4, #26
 8007222:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007226:	1a9b      	subs	r3, r3, r2
 8007228:	eba3 0309 	sub.w	r3, r3, r9
 800722c:	4543      	cmp	r3, r8
 800722e:	f77f af79 	ble.w	8007124 <_printf_float+0x250>
 8007232:	2301      	movs	r3, #1
 8007234:	4652      	mov	r2, sl
 8007236:	4631      	mov	r1, r6
 8007238:	4628      	mov	r0, r5
 800723a:	47b8      	blx	r7
 800723c:	3001      	adds	r0, #1
 800723e:	f43f aeaa 	beq.w	8006f96 <_printf_float+0xc2>
 8007242:	f108 0801 	add.w	r8, r8, #1
 8007246:	e7ec      	b.n	8007222 <_printf_float+0x34e>
 8007248:	4613      	mov	r3, r2
 800724a:	4631      	mov	r1, r6
 800724c:	4642      	mov	r2, r8
 800724e:	4628      	mov	r0, r5
 8007250:	47b8      	blx	r7
 8007252:	3001      	adds	r0, #1
 8007254:	d1c0      	bne.n	80071d8 <_printf_float+0x304>
 8007256:	e69e      	b.n	8006f96 <_printf_float+0xc2>
 8007258:	2301      	movs	r3, #1
 800725a:	4631      	mov	r1, r6
 800725c:	4628      	mov	r0, r5
 800725e:	9205      	str	r2, [sp, #20]
 8007260:	47b8      	blx	r7
 8007262:	3001      	adds	r0, #1
 8007264:	f43f ae97 	beq.w	8006f96 <_printf_float+0xc2>
 8007268:	9a05      	ldr	r2, [sp, #20]
 800726a:	f10b 0b01 	add.w	fp, fp, #1
 800726e:	e7b9      	b.n	80071e4 <_printf_float+0x310>
 8007270:	ee18 3a10 	vmov	r3, s16
 8007274:	4652      	mov	r2, sl
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	47b8      	blx	r7
 800727c:	3001      	adds	r0, #1
 800727e:	d1be      	bne.n	80071fe <_printf_float+0x32a>
 8007280:	e689      	b.n	8006f96 <_printf_float+0xc2>
 8007282:	9a05      	ldr	r2, [sp, #20]
 8007284:	464b      	mov	r3, r9
 8007286:	4442      	add	r2, r8
 8007288:	4631      	mov	r1, r6
 800728a:	4628      	mov	r0, r5
 800728c:	47b8      	blx	r7
 800728e:	3001      	adds	r0, #1
 8007290:	d1c1      	bne.n	8007216 <_printf_float+0x342>
 8007292:	e680      	b.n	8006f96 <_printf_float+0xc2>
 8007294:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007296:	2a01      	cmp	r2, #1
 8007298:	dc01      	bgt.n	800729e <_printf_float+0x3ca>
 800729a:	07db      	lsls	r3, r3, #31
 800729c:	d538      	bpl.n	8007310 <_printf_float+0x43c>
 800729e:	2301      	movs	r3, #1
 80072a0:	4642      	mov	r2, r8
 80072a2:	4631      	mov	r1, r6
 80072a4:	4628      	mov	r0, r5
 80072a6:	47b8      	blx	r7
 80072a8:	3001      	adds	r0, #1
 80072aa:	f43f ae74 	beq.w	8006f96 <_printf_float+0xc2>
 80072ae:	ee18 3a10 	vmov	r3, s16
 80072b2:	4652      	mov	r2, sl
 80072b4:	4631      	mov	r1, r6
 80072b6:	4628      	mov	r0, r5
 80072b8:	47b8      	blx	r7
 80072ba:	3001      	adds	r0, #1
 80072bc:	f43f ae6b 	beq.w	8006f96 <_printf_float+0xc2>
 80072c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80072c4:	2200      	movs	r2, #0
 80072c6:	2300      	movs	r3, #0
 80072c8:	f7f9 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80072cc:	b9d8      	cbnz	r0, 8007306 <_printf_float+0x432>
 80072ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072d0:	f108 0201 	add.w	r2, r8, #1
 80072d4:	3b01      	subs	r3, #1
 80072d6:	4631      	mov	r1, r6
 80072d8:	4628      	mov	r0, r5
 80072da:	47b8      	blx	r7
 80072dc:	3001      	adds	r0, #1
 80072de:	d10e      	bne.n	80072fe <_printf_float+0x42a>
 80072e0:	e659      	b.n	8006f96 <_printf_float+0xc2>
 80072e2:	2301      	movs	r3, #1
 80072e4:	4652      	mov	r2, sl
 80072e6:	4631      	mov	r1, r6
 80072e8:	4628      	mov	r0, r5
 80072ea:	47b8      	blx	r7
 80072ec:	3001      	adds	r0, #1
 80072ee:	f43f ae52 	beq.w	8006f96 <_printf_float+0xc2>
 80072f2:	f108 0801 	add.w	r8, r8, #1
 80072f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f8:	3b01      	subs	r3, #1
 80072fa:	4543      	cmp	r3, r8
 80072fc:	dcf1      	bgt.n	80072e2 <_printf_float+0x40e>
 80072fe:	464b      	mov	r3, r9
 8007300:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007304:	e6dc      	b.n	80070c0 <_printf_float+0x1ec>
 8007306:	f04f 0800 	mov.w	r8, #0
 800730a:	f104 0a1a 	add.w	sl, r4, #26
 800730e:	e7f2      	b.n	80072f6 <_printf_float+0x422>
 8007310:	2301      	movs	r3, #1
 8007312:	4642      	mov	r2, r8
 8007314:	e7df      	b.n	80072d6 <_printf_float+0x402>
 8007316:	2301      	movs	r3, #1
 8007318:	464a      	mov	r2, r9
 800731a:	4631      	mov	r1, r6
 800731c:	4628      	mov	r0, r5
 800731e:	47b8      	blx	r7
 8007320:	3001      	adds	r0, #1
 8007322:	f43f ae38 	beq.w	8006f96 <_printf_float+0xc2>
 8007326:	f108 0801 	add.w	r8, r8, #1
 800732a:	68e3      	ldr	r3, [r4, #12]
 800732c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800732e:	1a5b      	subs	r3, r3, r1
 8007330:	4543      	cmp	r3, r8
 8007332:	dcf0      	bgt.n	8007316 <_printf_float+0x442>
 8007334:	e6fa      	b.n	800712c <_printf_float+0x258>
 8007336:	f04f 0800 	mov.w	r8, #0
 800733a:	f104 0919 	add.w	r9, r4, #25
 800733e:	e7f4      	b.n	800732a <_printf_float+0x456>

08007340 <_printf_common>:
 8007340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007344:	4616      	mov	r6, r2
 8007346:	4699      	mov	r9, r3
 8007348:	688a      	ldr	r2, [r1, #8]
 800734a:	690b      	ldr	r3, [r1, #16]
 800734c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007350:	4293      	cmp	r3, r2
 8007352:	bfb8      	it	lt
 8007354:	4613      	movlt	r3, r2
 8007356:	6033      	str	r3, [r6, #0]
 8007358:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800735c:	4607      	mov	r7, r0
 800735e:	460c      	mov	r4, r1
 8007360:	b10a      	cbz	r2, 8007366 <_printf_common+0x26>
 8007362:	3301      	adds	r3, #1
 8007364:	6033      	str	r3, [r6, #0]
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	0699      	lsls	r1, r3, #26
 800736a:	bf42      	ittt	mi
 800736c:	6833      	ldrmi	r3, [r6, #0]
 800736e:	3302      	addmi	r3, #2
 8007370:	6033      	strmi	r3, [r6, #0]
 8007372:	6825      	ldr	r5, [r4, #0]
 8007374:	f015 0506 	ands.w	r5, r5, #6
 8007378:	d106      	bne.n	8007388 <_printf_common+0x48>
 800737a:	f104 0a19 	add.w	sl, r4, #25
 800737e:	68e3      	ldr	r3, [r4, #12]
 8007380:	6832      	ldr	r2, [r6, #0]
 8007382:	1a9b      	subs	r3, r3, r2
 8007384:	42ab      	cmp	r3, r5
 8007386:	dc26      	bgt.n	80073d6 <_printf_common+0x96>
 8007388:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800738c:	1e13      	subs	r3, r2, #0
 800738e:	6822      	ldr	r2, [r4, #0]
 8007390:	bf18      	it	ne
 8007392:	2301      	movne	r3, #1
 8007394:	0692      	lsls	r2, r2, #26
 8007396:	d42b      	bmi.n	80073f0 <_printf_common+0xb0>
 8007398:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800739c:	4649      	mov	r1, r9
 800739e:	4638      	mov	r0, r7
 80073a0:	47c0      	blx	r8
 80073a2:	3001      	adds	r0, #1
 80073a4:	d01e      	beq.n	80073e4 <_printf_common+0xa4>
 80073a6:	6823      	ldr	r3, [r4, #0]
 80073a8:	68e5      	ldr	r5, [r4, #12]
 80073aa:	6832      	ldr	r2, [r6, #0]
 80073ac:	f003 0306 	and.w	r3, r3, #6
 80073b0:	2b04      	cmp	r3, #4
 80073b2:	bf08      	it	eq
 80073b4:	1aad      	subeq	r5, r5, r2
 80073b6:	68a3      	ldr	r3, [r4, #8]
 80073b8:	6922      	ldr	r2, [r4, #16]
 80073ba:	bf0c      	ite	eq
 80073bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073c0:	2500      	movne	r5, #0
 80073c2:	4293      	cmp	r3, r2
 80073c4:	bfc4      	itt	gt
 80073c6:	1a9b      	subgt	r3, r3, r2
 80073c8:	18ed      	addgt	r5, r5, r3
 80073ca:	2600      	movs	r6, #0
 80073cc:	341a      	adds	r4, #26
 80073ce:	42b5      	cmp	r5, r6
 80073d0:	d11a      	bne.n	8007408 <_printf_common+0xc8>
 80073d2:	2000      	movs	r0, #0
 80073d4:	e008      	b.n	80073e8 <_printf_common+0xa8>
 80073d6:	2301      	movs	r3, #1
 80073d8:	4652      	mov	r2, sl
 80073da:	4649      	mov	r1, r9
 80073dc:	4638      	mov	r0, r7
 80073de:	47c0      	blx	r8
 80073e0:	3001      	adds	r0, #1
 80073e2:	d103      	bne.n	80073ec <_printf_common+0xac>
 80073e4:	f04f 30ff 	mov.w	r0, #4294967295
 80073e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ec:	3501      	adds	r5, #1
 80073ee:	e7c6      	b.n	800737e <_printf_common+0x3e>
 80073f0:	18e1      	adds	r1, r4, r3
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	2030      	movs	r0, #48	; 0x30
 80073f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80073fa:	4422      	add	r2, r4
 80073fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007400:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007404:	3302      	adds	r3, #2
 8007406:	e7c7      	b.n	8007398 <_printf_common+0x58>
 8007408:	2301      	movs	r3, #1
 800740a:	4622      	mov	r2, r4
 800740c:	4649      	mov	r1, r9
 800740e:	4638      	mov	r0, r7
 8007410:	47c0      	blx	r8
 8007412:	3001      	adds	r0, #1
 8007414:	d0e6      	beq.n	80073e4 <_printf_common+0xa4>
 8007416:	3601      	adds	r6, #1
 8007418:	e7d9      	b.n	80073ce <_printf_common+0x8e>
	...

0800741c <_printf_i>:
 800741c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007420:	7e0f      	ldrb	r7, [r1, #24]
 8007422:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007424:	2f78      	cmp	r7, #120	; 0x78
 8007426:	4691      	mov	r9, r2
 8007428:	4680      	mov	r8, r0
 800742a:	460c      	mov	r4, r1
 800742c:	469a      	mov	sl, r3
 800742e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007432:	d807      	bhi.n	8007444 <_printf_i+0x28>
 8007434:	2f62      	cmp	r7, #98	; 0x62
 8007436:	d80a      	bhi.n	800744e <_printf_i+0x32>
 8007438:	2f00      	cmp	r7, #0
 800743a:	f000 80d8 	beq.w	80075ee <_printf_i+0x1d2>
 800743e:	2f58      	cmp	r7, #88	; 0x58
 8007440:	f000 80a3 	beq.w	800758a <_printf_i+0x16e>
 8007444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007448:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800744c:	e03a      	b.n	80074c4 <_printf_i+0xa8>
 800744e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007452:	2b15      	cmp	r3, #21
 8007454:	d8f6      	bhi.n	8007444 <_printf_i+0x28>
 8007456:	a101      	add	r1, pc, #4	; (adr r1, 800745c <_printf_i+0x40>)
 8007458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800745c:	080074b5 	.word	0x080074b5
 8007460:	080074c9 	.word	0x080074c9
 8007464:	08007445 	.word	0x08007445
 8007468:	08007445 	.word	0x08007445
 800746c:	08007445 	.word	0x08007445
 8007470:	08007445 	.word	0x08007445
 8007474:	080074c9 	.word	0x080074c9
 8007478:	08007445 	.word	0x08007445
 800747c:	08007445 	.word	0x08007445
 8007480:	08007445 	.word	0x08007445
 8007484:	08007445 	.word	0x08007445
 8007488:	080075d5 	.word	0x080075d5
 800748c:	080074f9 	.word	0x080074f9
 8007490:	080075b7 	.word	0x080075b7
 8007494:	08007445 	.word	0x08007445
 8007498:	08007445 	.word	0x08007445
 800749c:	080075f7 	.word	0x080075f7
 80074a0:	08007445 	.word	0x08007445
 80074a4:	080074f9 	.word	0x080074f9
 80074a8:	08007445 	.word	0x08007445
 80074ac:	08007445 	.word	0x08007445
 80074b0:	080075bf 	.word	0x080075bf
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	1d1a      	adds	r2, r3, #4
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	602a      	str	r2, [r5, #0]
 80074bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074c4:	2301      	movs	r3, #1
 80074c6:	e0a3      	b.n	8007610 <_printf_i+0x1f4>
 80074c8:	6820      	ldr	r0, [r4, #0]
 80074ca:	6829      	ldr	r1, [r5, #0]
 80074cc:	0606      	lsls	r6, r0, #24
 80074ce:	f101 0304 	add.w	r3, r1, #4
 80074d2:	d50a      	bpl.n	80074ea <_printf_i+0xce>
 80074d4:	680e      	ldr	r6, [r1, #0]
 80074d6:	602b      	str	r3, [r5, #0]
 80074d8:	2e00      	cmp	r6, #0
 80074da:	da03      	bge.n	80074e4 <_printf_i+0xc8>
 80074dc:	232d      	movs	r3, #45	; 0x2d
 80074de:	4276      	negs	r6, r6
 80074e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074e4:	485e      	ldr	r0, [pc, #376]	; (8007660 <_printf_i+0x244>)
 80074e6:	230a      	movs	r3, #10
 80074e8:	e019      	b.n	800751e <_printf_i+0x102>
 80074ea:	680e      	ldr	r6, [r1, #0]
 80074ec:	602b      	str	r3, [r5, #0]
 80074ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074f2:	bf18      	it	ne
 80074f4:	b236      	sxthne	r6, r6
 80074f6:	e7ef      	b.n	80074d8 <_printf_i+0xbc>
 80074f8:	682b      	ldr	r3, [r5, #0]
 80074fa:	6820      	ldr	r0, [r4, #0]
 80074fc:	1d19      	adds	r1, r3, #4
 80074fe:	6029      	str	r1, [r5, #0]
 8007500:	0601      	lsls	r1, r0, #24
 8007502:	d501      	bpl.n	8007508 <_printf_i+0xec>
 8007504:	681e      	ldr	r6, [r3, #0]
 8007506:	e002      	b.n	800750e <_printf_i+0xf2>
 8007508:	0646      	lsls	r6, r0, #25
 800750a:	d5fb      	bpl.n	8007504 <_printf_i+0xe8>
 800750c:	881e      	ldrh	r6, [r3, #0]
 800750e:	4854      	ldr	r0, [pc, #336]	; (8007660 <_printf_i+0x244>)
 8007510:	2f6f      	cmp	r7, #111	; 0x6f
 8007512:	bf0c      	ite	eq
 8007514:	2308      	moveq	r3, #8
 8007516:	230a      	movne	r3, #10
 8007518:	2100      	movs	r1, #0
 800751a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800751e:	6865      	ldr	r5, [r4, #4]
 8007520:	60a5      	str	r5, [r4, #8]
 8007522:	2d00      	cmp	r5, #0
 8007524:	bfa2      	ittt	ge
 8007526:	6821      	ldrge	r1, [r4, #0]
 8007528:	f021 0104 	bicge.w	r1, r1, #4
 800752c:	6021      	strge	r1, [r4, #0]
 800752e:	b90e      	cbnz	r6, 8007534 <_printf_i+0x118>
 8007530:	2d00      	cmp	r5, #0
 8007532:	d04d      	beq.n	80075d0 <_printf_i+0x1b4>
 8007534:	4615      	mov	r5, r2
 8007536:	fbb6 f1f3 	udiv	r1, r6, r3
 800753a:	fb03 6711 	mls	r7, r3, r1, r6
 800753e:	5dc7      	ldrb	r7, [r0, r7]
 8007540:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007544:	4637      	mov	r7, r6
 8007546:	42bb      	cmp	r3, r7
 8007548:	460e      	mov	r6, r1
 800754a:	d9f4      	bls.n	8007536 <_printf_i+0x11a>
 800754c:	2b08      	cmp	r3, #8
 800754e:	d10b      	bne.n	8007568 <_printf_i+0x14c>
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	07de      	lsls	r6, r3, #31
 8007554:	d508      	bpl.n	8007568 <_printf_i+0x14c>
 8007556:	6923      	ldr	r3, [r4, #16]
 8007558:	6861      	ldr	r1, [r4, #4]
 800755a:	4299      	cmp	r1, r3
 800755c:	bfde      	ittt	le
 800755e:	2330      	movle	r3, #48	; 0x30
 8007560:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007564:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007568:	1b52      	subs	r2, r2, r5
 800756a:	6122      	str	r2, [r4, #16]
 800756c:	f8cd a000 	str.w	sl, [sp]
 8007570:	464b      	mov	r3, r9
 8007572:	aa03      	add	r2, sp, #12
 8007574:	4621      	mov	r1, r4
 8007576:	4640      	mov	r0, r8
 8007578:	f7ff fee2 	bl	8007340 <_printf_common>
 800757c:	3001      	adds	r0, #1
 800757e:	d14c      	bne.n	800761a <_printf_i+0x1fe>
 8007580:	f04f 30ff 	mov.w	r0, #4294967295
 8007584:	b004      	add	sp, #16
 8007586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758a:	4835      	ldr	r0, [pc, #212]	; (8007660 <_printf_i+0x244>)
 800758c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007590:	6829      	ldr	r1, [r5, #0]
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	f851 6b04 	ldr.w	r6, [r1], #4
 8007598:	6029      	str	r1, [r5, #0]
 800759a:	061d      	lsls	r5, r3, #24
 800759c:	d514      	bpl.n	80075c8 <_printf_i+0x1ac>
 800759e:	07df      	lsls	r7, r3, #31
 80075a0:	bf44      	itt	mi
 80075a2:	f043 0320 	orrmi.w	r3, r3, #32
 80075a6:	6023      	strmi	r3, [r4, #0]
 80075a8:	b91e      	cbnz	r6, 80075b2 <_printf_i+0x196>
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	f023 0320 	bic.w	r3, r3, #32
 80075b0:	6023      	str	r3, [r4, #0]
 80075b2:	2310      	movs	r3, #16
 80075b4:	e7b0      	b.n	8007518 <_printf_i+0xfc>
 80075b6:	6823      	ldr	r3, [r4, #0]
 80075b8:	f043 0320 	orr.w	r3, r3, #32
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	2378      	movs	r3, #120	; 0x78
 80075c0:	4828      	ldr	r0, [pc, #160]	; (8007664 <_printf_i+0x248>)
 80075c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80075c6:	e7e3      	b.n	8007590 <_printf_i+0x174>
 80075c8:	0659      	lsls	r1, r3, #25
 80075ca:	bf48      	it	mi
 80075cc:	b2b6      	uxthmi	r6, r6
 80075ce:	e7e6      	b.n	800759e <_printf_i+0x182>
 80075d0:	4615      	mov	r5, r2
 80075d2:	e7bb      	b.n	800754c <_printf_i+0x130>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	6826      	ldr	r6, [r4, #0]
 80075d8:	6961      	ldr	r1, [r4, #20]
 80075da:	1d18      	adds	r0, r3, #4
 80075dc:	6028      	str	r0, [r5, #0]
 80075de:	0635      	lsls	r5, r6, #24
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	d501      	bpl.n	80075e8 <_printf_i+0x1cc>
 80075e4:	6019      	str	r1, [r3, #0]
 80075e6:	e002      	b.n	80075ee <_printf_i+0x1d2>
 80075e8:	0670      	lsls	r0, r6, #25
 80075ea:	d5fb      	bpl.n	80075e4 <_printf_i+0x1c8>
 80075ec:	8019      	strh	r1, [r3, #0]
 80075ee:	2300      	movs	r3, #0
 80075f0:	6123      	str	r3, [r4, #16]
 80075f2:	4615      	mov	r5, r2
 80075f4:	e7ba      	b.n	800756c <_printf_i+0x150>
 80075f6:	682b      	ldr	r3, [r5, #0]
 80075f8:	1d1a      	adds	r2, r3, #4
 80075fa:	602a      	str	r2, [r5, #0]
 80075fc:	681d      	ldr	r5, [r3, #0]
 80075fe:	6862      	ldr	r2, [r4, #4]
 8007600:	2100      	movs	r1, #0
 8007602:	4628      	mov	r0, r5
 8007604:	f7f8 fdec 	bl	80001e0 <memchr>
 8007608:	b108      	cbz	r0, 800760e <_printf_i+0x1f2>
 800760a:	1b40      	subs	r0, r0, r5
 800760c:	6060      	str	r0, [r4, #4]
 800760e:	6863      	ldr	r3, [r4, #4]
 8007610:	6123      	str	r3, [r4, #16]
 8007612:	2300      	movs	r3, #0
 8007614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007618:	e7a8      	b.n	800756c <_printf_i+0x150>
 800761a:	6923      	ldr	r3, [r4, #16]
 800761c:	462a      	mov	r2, r5
 800761e:	4649      	mov	r1, r9
 8007620:	4640      	mov	r0, r8
 8007622:	47d0      	blx	sl
 8007624:	3001      	adds	r0, #1
 8007626:	d0ab      	beq.n	8007580 <_printf_i+0x164>
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	079b      	lsls	r3, r3, #30
 800762c:	d413      	bmi.n	8007656 <_printf_i+0x23a>
 800762e:	68e0      	ldr	r0, [r4, #12]
 8007630:	9b03      	ldr	r3, [sp, #12]
 8007632:	4298      	cmp	r0, r3
 8007634:	bfb8      	it	lt
 8007636:	4618      	movlt	r0, r3
 8007638:	e7a4      	b.n	8007584 <_printf_i+0x168>
 800763a:	2301      	movs	r3, #1
 800763c:	4632      	mov	r2, r6
 800763e:	4649      	mov	r1, r9
 8007640:	4640      	mov	r0, r8
 8007642:	47d0      	blx	sl
 8007644:	3001      	adds	r0, #1
 8007646:	d09b      	beq.n	8007580 <_printf_i+0x164>
 8007648:	3501      	adds	r5, #1
 800764a:	68e3      	ldr	r3, [r4, #12]
 800764c:	9903      	ldr	r1, [sp, #12]
 800764e:	1a5b      	subs	r3, r3, r1
 8007650:	42ab      	cmp	r3, r5
 8007652:	dcf2      	bgt.n	800763a <_printf_i+0x21e>
 8007654:	e7eb      	b.n	800762e <_printf_i+0x212>
 8007656:	2500      	movs	r5, #0
 8007658:	f104 0619 	add.w	r6, r4, #25
 800765c:	e7f5      	b.n	800764a <_printf_i+0x22e>
 800765e:	bf00      	nop
 8007660:	0800c2ee 	.word	0x0800c2ee
 8007664:	0800c2ff 	.word	0x0800c2ff

08007668 <_scanf_float>:
 8007668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	b087      	sub	sp, #28
 800766e:	4617      	mov	r7, r2
 8007670:	9303      	str	r3, [sp, #12]
 8007672:	688b      	ldr	r3, [r1, #8]
 8007674:	1e5a      	subs	r2, r3, #1
 8007676:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800767a:	bf83      	ittte	hi
 800767c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007680:	195b      	addhi	r3, r3, r5
 8007682:	9302      	strhi	r3, [sp, #8]
 8007684:	2300      	movls	r3, #0
 8007686:	bf86      	itte	hi
 8007688:	f240 135d 	movwhi	r3, #349	; 0x15d
 800768c:	608b      	strhi	r3, [r1, #8]
 800768e:	9302      	strls	r3, [sp, #8]
 8007690:	680b      	ldr	r3, [r1, #0]
 8007692:	468b      	mov	fp, r1
 8007694:	2500      	movs	r5, #0
 8007696:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800769a:	f84b 3b1c 	str.w	r3, [fp], #28
 800769e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80076a2:	4680      	mov	r8, r0
 80076a4:	460c      	mov	r4, r1
 80076a6:	465e      	mov	r6, fp
 80076a8:	46aa      	mov	sl, r5
 80076aa:	46a9      	mov	r9, r5
 80076ac:	9501      	str	r5, [sp, #4]
 80076ae:	68a2      	ldr	r2, [r4, #8]
 80076b0:	b152      	cbz	r2, 80076c8 <_scanf_float+0x60>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	2b4e      	cmp	r3, #78	; 0x4e
 80076b8:	d864      	bhi.n	8007784 <_scanf_float+0x11c>
 80076ba:	2b40      	cmp	r3, #64	; 0x40
 80076bc:	d83c      	bhi.n	8007738 <_scanf_float+0xd0>
 80076be:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80076c2:	b2c8      	uxtb	r0, r1
 80076c4:	280e      	cmp	r0, #14
 80076c6:	d93a      	bls.n	800773e <_scanf_float+0xd6>
 80076c8:	f1b9 0f00 	cmp.w	r9, #0
 80076cc:	d003      	beq.n	80076d6 <_scanf_float+0x6e>
 80076ce:	6823      	ldr	r3, [r4, #0]
 80076d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076da:	f1ba 0f01 	cmp.w	sl, #1
 80076de:	f200 8113 	bhi.w	8007908 <_scanf_float+0x2a0>
 80076e2:	455e      	cmp	r6, fp
 80076e4:	f200 8105 	bhi.w	80078f2 <_scanf_float+0x28a>
 80076e8:	2501      	movs	r5, #1
 80076ea:	4628      	mov	r0, r5
 80076ec:	b007      	add	sp, #28
 80076ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80076f6:	2a0d      	cmp	r2, #13
 80076f8:	d8e6      	bhi.n	80076c8 <_scanf_float+0x60>
 80076fa:	a101      	add	r1, pc, #4	; (adr r1, 8007700 <_scanf_float+0x98>)
 80076fc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007700:	0800783f 	.word	0x0800783f
 8007704:	080076c9 	.word	0x080076c9
 8007708:	080076c9 	.word	0x080076c9
 800770c:	080076c9 	.word	0x080076c9
 8007710:	0800789f 	.word	0x0800789f
 8007714:	08007877 	.word	0x08007877
 8007718:	080076c9 	.word	0x080076c9
 800771c:	080076c9 	.word	0x080076c9
 8007720:	0800784d 	.word	0x0800784d
 8007724:	080076c9 	.word	0x080076c9
 8007728:	080076c9 	.word	0x080076c9
 800772c:	080076c9 	.word	0x080076c9
 8007730:	080076c9 	.word	0x080076c9
 8007734:	08007805 	.word	0x08007805
 8007738:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800773c:	e7db      	b.n	80076f6 <_scanf_float+0x8e>
 800773e:	290e      	cmp	r1, #14
 8007740:	d8c2      	bhi.n	80076c8 <_scanf_float+0x60>
 8007742:	a001      	add	r0, pc, #4	; (adr r0, 8007748 <_scanf_float+0xe0>)
 8007744:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007748:	080077f7 	.word	0x080077f7
 800774c:	080076c9 	.word	0x080076c9
 8007750:	080077f7 	.word	0x080077f7
 8007754:	0800788b 	.word	0x0800788b
 8007758:	080076c9 	.word	0x080076c9
 800775c:	080077a5 	.word	0x080077a5
 8007760:	080077e1 	.word	0x080077e1
 8007764:	080077e1 	.word	0x080077e1
 8007768:	080077e1 	.word	0x080077e1
 800776c:	080077e1 	.word	0x080077e1
 8007770:	080077e1 	.word	0x080077e1
 8007774:	080077e1 	.word	0x080077e1
 8007778:	080077e1 	.word	0x080077e1
 800777c:	080077e1 	.word	0x080077e1
 8007780:	080077e1 	.word	0x080077e1
 8007784:	2b6e      	cmp	r3, #110	; 0x6e
 8007786:	d809      	bhi.n	800779c <_scanf_float+0x134>
 8007788:	2b60      	cmp	r3, #96	; 0x60
 800778a:	d8b2      	bhi.n	80076f2 <_scanf_float+0x8a>
 800778c:	2b54      	cmp	r3, #84	; 0x54
 800778e:	d077      	beq.n	8007880 <_scanf_float+0x218>
 8007790:	2b59      	cmp	r3, #89	; 0x59
 8007792:	d199      	bne.n	80076c8 <_scanf_float+0x60>
 8007794:	2d07      	cmp	r5, #7
 8007796:	d197      	bne.n	80076c8 <_scanf_float+0x60>
 8007798:	2508      	movs	r5, #8
 800779a:	e029      	b.n	80077f0 <_scanf_float+0x188>
 800779c:	2b74      	cmp	r3, #116	; 0x74
 800779e:	d06f      	beq.n	8007880 <_scanf_float+0x218>
 80077a0:	2b79      	cmp	r3, #121	; 0x79
 80077a2:	e7f6      	b.n	8007792 <_scanf_float+0x12a>
 80077a4:	6821      	ldr	r1, [r4, #0]
 80077a6:	05c8      	lsls	r0, r1, #23
 80077a8:	d51a      	bpl.n	80077e0 <_scanf_float+0x178>
 80077aa:	9b02      	ldr	r3, [sp, #8]
 80077ac:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80077b0:	6021      	str	r1, [r4, #0]
 80077b2:	f109 0901 	add.w	r9, r9, #1
 80077b6:	b11b      	cbz	r3, 80077c0 <_scanf_float+0x158>
 80077b8:	3b01      	subs	r3, #1
 80077ba:	3201      	adds	r2, #1
 80077bc:	9302      	str	r3, [sp, #8]
 80077be:	60a2      	str	r2, [r4, #8]
 80077c0:	68a3      	ldr	r3, [r4, #8]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	60a3      	str	r3, [r4, #8]
 80077c6:	6923      	ldr	r3, [r4, #16]
 80077c8:	3301      	adds	r3, #1
 80077ca:	6123      	str	r3, [r4, #16]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	3b01      	subs	r3, #1
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	607b      	str	r3, [r7, #4]
 80077d4:	f340 8084 	ble.w	80078e0 <_scanf_float+0x278>
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	3301      	adds	r3, #1
 80077dc:	603b      	str	r3, [r7, #0]
 80077de:	e766      	b.n	80076ae <_scanf_float+0x46>
 80077e0:	eb1a 0f05 	cmn.w	sl, r5
 80077e4:	f47f af70 	bne.w	80076c8 <_scanf_float+0x60>
 80077e8:	6822      	ldr	r2, [r4, #0]
 80077ea:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80077ee:	6022      	str	r2, [r4, #0]
 80077f0:	f806 3b01 	strb.w	r3, [r6], #1
 80077f4:	e7e4      	b.n	80077c0 <_scanf_float+0x158>
 80077f6:	6822      	ldr	r2, [r4, #0]
 80077f8:	0610      	lsls	r0, r2, #24
 80077fa:	f57f af65 	bpl.w	80076c8 <_scanf_float+0x60>
 80077fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007802:	e7f4      	b.n	80077ee <_scanf_float+0x186>
 8007804:	f1ba 0f00 	cmp.w	sl, #0
 8007808:	d10e      	bne.n	8007828 <_scanf_float+0x1c0>
 800780a:	f1b9 0f00 	cmp.w	r9, #0
 800780e:	d10e      	bne.n	800782e <_scanf_float+0x1c6>
 8007810:	6822      	ldr	r2, [r4, #0]
 8007812:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007816:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800781a:	d108      	bne.n	800782e <_scanf_float+0x1c6>
 800781c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007820:	6022      	str	r2, [r4, #0]
 8007822:	f04f 0a01 	mov.w	sl, #1
 8007826:	e7e3      	b.n	80077f0 <_scanf_float+0x188>
 8007828:	f1ba 0f02 	cmp.w	sl, #2
 800782c:	d055      	beq.n	80078da <_scanf_float+0x272>
 800782e:	2d01      	cmp	r5, #1
 8007830:	d002      	beq.n	8007838 <_scanf_float+0x1d0>
 8007832:	2d04      	cmp	r5, #4
 8007834:	f47f af48 	bne.w	80076c8 <_scanf_float+0x60>
 8007838:	3501      	adds	r5, #1
 800783a:	b2ed      	uxtb	r5, r5
 800783c:	e7d8      	b.n	80077f0 <_scanf_float+0x188>
 800783e:	f1ba 0f01 	cmp.w	sl, #1
 8007842:	f47f af41 	bne.w	80076c8 <_scanf_float+0x60>
 8007846:	f04f 0a02 	mov.w	sl, #2
 800784a:	e7d1      	b.n	80077f0 <_scanf_float+0x188>
 800784c:	b97d      	cbnz	r5, 800786e <_scanf_float+0x206>
 800784e:	f1b9 0f00 	cmp.w	r9, #0
 8007852:	f47f af3c 	bne.w	80076ce <_scanf_float+0x66>
 8007856:	6822      	ldr	r2, [r4, #0]
 8007858:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800785c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007860:	f47f af39 	bne.w	80076d6 <_scanf_float+0x6e>
 8007864:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007868:	6022      	str	r2, [r4, #0]
 800786a:	2501      	movs	r5, #1
 800786c:	e7c0      	b.n	80077f0 <_scanf_float+0x188>
 800786e:	2d03      	cmp	r5, #3
 8007870:	d0e2      	beq.n	8007838 <_scanf_float+0x1d0>
 8007872:	2d05      	cmp	r5, #5
 8007874:	e7de      	b.n	8007834 <_scanf_float+0x1cc>
 8007876:	2d02      	cmp	r5, #2
 8007878:	f47f af26 	bne.w	80076c8 <_scanf_float+0x60>
 800787c:	2503      	movs	r5, #3
 800787e:	e7b7      	b.n	80077f0 <_scanf_float+0x188>
 8007880:	2d06      	cmp	r5, #6
 8007882:	f47f af21 	bne.w	80076c8 <_scanf_float+0x60>
 8007886:	2507      	movs	r5, #7
 8007888:	e7b2      	b.n	80077f0 <_scanf_float+0x188>
 800788a:	6822      	ldr	r2, [r4, #0]
 800788c:	0591      	lsls	r1, r2, #22
 800788e:	f57f af1b 	bpl.w	80076c8 <_scanf_float+0x60>
 8007892:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007896:	6022      	str	r2, [r4, #0]
 8007898:	f8cd 9004 	str.w	r9, [sp, #4]
 800789c:	e7a8      	b.n	80077f0 <_scanf_float+0x188>
 800789e:	6822      	ldr	r2, [r4, #0]
 80078a0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80078a4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80078a8:	d006      	beq.n	80078b8 <_scanf_float+0x250>
 80078aa:	0550      	lsls	r0, r2, #21
 80078ac:	f57f af0c 	bpl.w	80076c8 <_scanf_float+0x60>
 80078b0:	f1b9 0f00 	cmp.w	r9, #0
 80078b4:	f43f af0f 	beq.w	80076d6 <_scanf_float+0x6e>
 80078b8:	0591      	lsls	r1, r2, #22
 80078ba:	bf58      	it	pl
 80078bc:	9901      	ldrpl	r1, [sp, #4]
 80078be:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80078c2:	bf58      	it	pl
 80078c4:	eba9 0101 	subpl.w	r1, r9, r1
 80078c8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80078cc:	bf58      	it	pl
 80078ce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80078d2:	6022      	str	r2, [r4, #0]
 80078d4:	f04f 0900 	mov.w	r9, #0
 80078d8:	e78a      	b.n	80077f0 <_scanf_float+0x188>
 80078da:	f04f 0a03 	mov.w	sl, #3
 80078de:	e787      	b.n	80077f0 <_scanf_float+0x188>
 80078e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80078e4:	4639      	mov	r1, r7
 80078e6:	4640      	mov	r0, r8
 80078e8:	4798      	blx	r3
 80078ea:	2800      	cmp	r0, #0
 80078ec:	f43f aedf 	beq.w	80076ae <_scanf_float+0x46>
 80078f0:	e6ea      	b.n	80076c8 <_scanf_float+0x60>
 80078f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078fa:	463a      	mov	r2, r7
 80078fc:	4640      	mov	r0, r8
 80078fe:	4798      	blx	r3
 8007900:	6923      	ldr	r3, [r4, #16]
 8007902:	3b01      	subs	r3, #1
 8007904:	6123      	str	r3, [r4, #16]
 8007906:	e6ec      	b.n	80076e2 <_scanf_float+0x7a>
 8007908:	1e6b      	subs	r3, r5, #1
 800790a:	2b06      	cmp	r3, #6
 800790c:	d825      	bhi.n	800795a <_scanf_float+0x2f2>
 800790e:	2d02      	cmp	r5, #2
 8007910:	d836      	bhi.n	8007980 <_scanf_float+0x318>
 8007912:	455e      	cmp	r6, fp
 8007914:	f67f aee8 	bls.w	80076e8 <_scanf_float+0x80>
 8007918:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800791c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007920:	463a      	mov	r2, r7
 8007922:	4640      	mov	r0, r8
 8007924:	4798      	blx	r3
 8007926:	6923      	ldr	r3, [r4, #16]
 8007928:	3b01      	subs	r3, #1
 800792a:	6123      	str	r3, [r4, #16]
 800792c:	e7f1      	b.n	8007912 <_scanf_float+0x2aa>
 800792e:	9802      	ldr	r0, [sp, #8]
 8007930:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007934:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007938:	9002      	str	r0, [sp, #8]
 800793a:	463a      	mov	r2, r7
 800793c:	4640      	mov	r0, r8
 800793e:	4798      	blx	r3
 8007940:	6923      	ldr	r3, [r4, #16]
 8007942:	3b01      	subs	r3, #1
 8007944:	6123      	str	r3, [r4, #16]
 8007946:	f10a 3aff 	add.w	sl, sl, #4294967295
 800794a:	fa5f fa8a 	uxtb.w	sl, sl
 800794e:	f1ba 0f02 	cmp.w	sl, #2
 8007952:	d1ec      	bne.n	800792e <_scanf_float+0x2c6>
 8007954:	3d03      	subs	r5, #3
 8007956:	b2ed      	uxtb	r5, r5
 8007958:	1b76      	subs	r6, r6, r5
 800795a:	6823      	ldr	r3, [r4, #0]
 800795c:	05da      	lsls	r2, r3, #23
 800795e:	d52f      	bpl.n	80079c0 <_scanf_float+0x358>
 8007960:	055b      	lsls	r3, r3, #21
 8007962:	d510      	bpl.n	8007986 <_scanf_float+0x31e>
 8007964:	455e      	cmp	r6, fp
 8007966:	f67f aebf 	bls.w	80076e8 <_scanf_float+0x80>
 800796a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800796e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007972:	463a      	mov	r2, r7
 8007974:	4640      	mov	r0, r8
 8007976:	4798      	blx	r3
 8007978:	6923      	ldr	r3, [r4, #16]
 800797a:	3b01      	subs	r3, #1
 800797c:	6123      	str	r3, [r4, #16]
 800797e:	e7f1      	b.n	8007964 <_scanf_float+0x2fc>
 8007980:	46aa      	mov	sl, r5
 8007982:	9602      	str	r6, [sp, #8]
 8007984:	e7df      	b.n	8007946 <_scanf_float+0x2de>
 8007986:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800798a:	6923      	ldr	r3, [r4, #16]
 800798c:	2965      	cmp	r1, #101	; 0x65
 800798e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007992:	f106 35ff 	add.w	r5, r6, #4294967295
 8007996:	6123      	str	r3, [r4, #16]
 8007998:	d00c      	beq.n	80079b4 <_scanf_float+0x34c>
 800799a:	2945      	cmp	r1, #69	; 0x45
 800799c:	d00a      	beq.n	80079b4 <_scanf_float+0x34c>
 800799e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079a2:	463a      	mov	r2, r7
 80079a4:	4640      	mov	r0, r8
 80079a6:	4798      	blx	r3
 80079a8:	6923      	ldr	r3, [r4, #16]
 80079aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80079ae:	3b01      	subs	r3, #1
 80079b0:	1eb5      	subs	r5, r6, #2
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079b8:	463a      	mov	r2, r7
 80079ba:	4640      	mov	r0, r8
 80079bc:	4798      	blx	r3
 80079be:	462e      	mov	r6, r5
 80079c0:	6825      	ldr	r5, [r4, #0]
 80079c2:	f015 0510 	ands.w	r5, r5, #16
 80079c6:	d159      	bne.n	8007a7c <_scanf_float+0x414>
 80079c8:	7035      	strb	r5, [r6, #0]
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80079d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079d4:	d11b      	bne.n	8007a0e <_scanf_float+0x3a6>
 80079d6:	9b01      	ldr	r3, [sp, #4]
 80079d8:	454b      	cmp	r3, r9
 80079da:	eba3 0209 	sub.w	r2, r3, r9
 80079de:	d123      	bne.n	8007a28 <_scanf_float+0x3c0>
 80079e0:	2200      	movs	r2, #0
 80079e2:	4659      	mov	r1, fp
 80079e4:	4640      	mov	r0, r8
 80079e6:	f000 fef1 	bl	80087cc <_strtod_r>
 80079ea:	6822      	ldr	r2, [r4, #0]
 80079ec:	9b03      	ldr	r3, [sp, #12]
 80079ee:	f012 0f02 	tst.w	r2, #2
 80079f2:	ec57 6b10 	vmov	r6, r7, d0
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	d021      	beq.n	8007a3e <_scanf_float+0x3d6>
 80079fa:	9903      	ldr	r1, [sp, #12]
 80079fc:	1d1a      	adds	r2, r3, #4
 80079fe:	600a      	str	r2, [r1, #0]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	e9c3 6700 	strd	r6, r7, [r3]
 8007a06:	68e3      	ldr	r3, [r4, #12]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	60e3      	str	r3, [r4, #12]
 8007a0c:	e66d      	b.n	80076ea <_scanf_float+0x82>
 8007a0e:	9b04      	ldr	r3, [sp, #16]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d0e5      	beq.n	80079e0 <_scanf_float+0x378>
 8007a14:	9905      	ldr	r1, [sp, #20]
 8007a16:	230a      	movs	r3, #10
 8007a18:	462a      	mov	r2, r5
 8007a1a:	3101      	adds	r1, #1
 8007a1c:	4640      	mov	r0, r8
 8007a1e:	f000 ff5d 	bl	80088dc <_strtol_r>
 8007a22:	9b04      	ldr	r3, [sp, #16]
 8007a24:	9e05      	ldr	r6, [sp, #20]
 8007a26:	1ac2      	subs	r2, r0, r3
 8007a28:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007a2c:	429e      	cmp	r6, r3
 8007a2e:	bf28      	it	cs
 8007a30:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007a34:	4912      	ldr	r1, [pc, #72]	; (8007a80 <_scanf_float+0x418>)
 8007a36:	4630      	mov	r0, r6
 8007a38:	f000 f82c 	bl	8007a94 <siprintf>
 8007a3c:	e7d0      	b.n	80079e0 <_scanf_float+0x378>
 8007a3e:	9903      	ldr	r1, [sp, #12]
 8007a40:	f012 0f04 	tst.w	r2, #4
 8007a44:	f103 0204 	add.w	r2, r3, #4
 8007a48:	600a      	str	r2, [r1, #0]
 8007a4a:	d1d9      	bne.n	8007a00 <_scanf_float+0x398>
 8007a4c:	f8d3 8000 	ldr.w	r8, [r3]
 8007a50:	ee10 2a10 	vmov	r2, s0
 8007a54:	ee10 0a10 	vmov	r0, s0
 8007a58:	463b      	mov	r3, r7
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	f7f9 f866 	bl	8000b2c <__aeabi_dcmpun>
 8007a60:	b128      	cbz	r0, 8007a6e <_scanf_float+0x406>
 8007a62:	4808      	ldr	r0, [pc, #32]	; (8007a84 <_scanf_float+0x41c>)
 8007a64:	f000 f810 	bl	8007a88 <nanf>
 8007a68:	ed88 0a00 	vstr	s0, [r8]
 8007a6c:	e7cb      	b.n	8007a06 <_scanf_float+0x39e>
 8007a6e:	4630      	mov	r0, r6
 8007a70:	4639      	mov	r1, r7
 8007a72:	f7f9 f8b9 	bl	8000be8 <__aeabi_d2f>
 8007a76:	f8c8 0000 	str.w	r0, [r8]
 8007a7a:	e7c4      	b.n	8007a06 <_scanf_float+0x39e>
 8007a7c:	2500      	movs	r5, #0
 8007a7e:	e634      	b.n	80076ea <_scanf_float+0x82>
 8007a80:	0800c310 	.word	0x0800c310
 8007a84:	0800c3a3 	.word	0x0800c3a3

08007a88 <nanf>:
 8007a88:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007a90 <nanf+0x8>
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop
 8007a90:	7fc00000 	.word	0x7fc00000

08007a94 <siprintf>:
 8007a94:	b40e      	push	{r1, r2, r3}
 8007a96:	b500      	push	{lr}
 8007a98:	b09c      	sub	sp, #112	; 0x70
 8007a9a:	ab1d      	add	r3, sp, #116	; 0x74
 8007a9c:	9002      	str	r0, [sp, #8]
 8007a9e:	9006      	str	r0, [sp, #24]
 8007aa0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007aa4:	4809      	ldr	r0, [pc, #36]	; (8007acc <siprintf+0x38>)
 8007aa6:	9107      	str	r1, [sp, #28]
 8007aa8:	9104      	str	r1, [sp, #16]
 8007aaa:	4909      	ldr	r1, [pc, #36]	; (8007ad0 <siprintf+0x3c>)
 8007aac:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ab0:	9105      	str	r1, [sp, #20]
 8007ab2:	6800      	ldr	r0, [r0, #0]
 8007ab4:	9301      	str	r3, [sp, #4]
 8007ab6:	a902      	add	r1, sp, #8
 8007ab8:	f002 ff92 	bl	800a9e0 <_svfiprintf_r>
 8007abc:	9b02      	ldr	r3, [sp, #8]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	701a      	strb	r2, [r3, #0]
 8007ac2:	b01c      	add	sp, #112	; 0x70
 8007ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ac8:	b003      	add	sp, #12
 8007aca:	4770      	bx	lr
 8007acc:	2000009c 	.word	0x2000009c
 8007ad0:	ffff0208 	.word	0xffff0208

08007ad4 <__sread>:
 8007ad4:	b510      	push	{r4, lr}
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007adc:	f003 f9da 	bl	800ae94 <_read_r>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	bfab      	itete	ge
 8007ae4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ae6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ae8:	181b      	addge	r3, r3, r0
 8007aea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007aee:	bfac      	ite	ge
 8007af0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007af2:	81a3      	strhlt	r3, [r4, #12]
 8007af4:	bd10      	pop	{r4, pc}

08007af6 <__swrite>:
 8007af6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007afa:	461f      	mov	r7, r3
 8007afc:	898b      	ldrh	r3, [r1, #12]
 8007afe:	05db      	lsls	r3, r3, #23
 8007b00:	4605      	mov	r5, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	4616      	mov	r6, r2
 8007b06:	d505      	bpl.n	8007b14 <__swrite+0x1e>
 8007b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b0c:	2302      	movs	r3, #2
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f002 f926 	bl	8009d60 <_lseek_r>
 8007b14:	89a3      	ldrh	r3, [r4, #12]
 8007b16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b1e:	81a3      	strh	r3, [r4, #12]
 8007b20:	4632      	mov	r2, r6
 8007b22:	463b      	mov	r3, r7
 8007b24:	4628      	mov	r0, r5
 8007b26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b2a:	f000 bed9 	b.w	80088e0 <_write_r>

08007b2e <__sseek>:
 8007b2e:	b510      	push	{r4, lr}
 8007b30:	460c      	mov	r4, r1
 8007b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b36:	f002 f913 	bl	8009d60 <_lseek_r>
 8007b3a:	1c43      	adds	r3, r0, #1
 8007b3c:	89a3      	ldrh	r3, [r4, #12]
 8007b3e:	bf15      	itete	ne
 8007b40:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b4a:	81a3      	strheq	r3, [r4, #12]
 8007b4c:	bf18      	it	ne
 8007b4e:	81a3      	strhne	r3, [r4, #12]
 8007b50:	bd10      	pop	{r4, pc}

08007b52 <__sclose>:
 8007b52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b56:	f000 bef3 	b.w	8008940 <_close_r>

08007b5a <strstr>:
 8007b5a:	780a      	ldrb	r2, [r1, #0]
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	b96a      	cbnz	r2, 8007b7c <strstr+0x22>
 8007b60:	bd70      	pop	{r4, r5, r6, pc}
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d109      	bne.n	8007b7a <strstr+0x20>
 8007b66:	460c      	mov	r4, r1
 8007b68:	4605      	mov	r5, r0
 8007b6a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d0f6      	beq.n	8007b60 <strstr+0x6>
 8007b72:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007b76:	429e      	cmp	r6, r3
 8007b78:	d0f7      	beq.n	8007b6a <strstr+0x10>
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	7803      	ldrb	r3, [r0, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1ef      	bne.n	8007b62 <strstr+0x8>
 8007b82:	4618      	mov	r0, r3
 8007b84:	e7ec      	b.n	8007b60 <strstr+0x6>

08007b86 <sulp>:
 8007b86:	b570      	push	{r4, r5, r6, lr}
 8007b88:	4604      	mov	r4, r0
 8007b8a:	460d      	mov	r5, r1
 8007b8c:	ec45 4b10 	vmov	d0, r4, r5
 8007b90:	4616      	mov	r6, r2
 8007b92:	f002 fc83 	bl	800a49c <__ulp>
 8007b96:	ec51 0b10 	vmov	r0, r1, d0
 8007b9a:	b17e      	cbz	r6, 8007bbc <sulp+0x36>
 8007b9c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007ba0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	dd09      	ble.n	8007bbc <sulp+0x36>
 8007ba8:	051b      	lsls	r3, r3, #20
 8007baa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007bae:	2400      	movs	r4, #0
 8007bb0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007bb4:	4622      	mov	r2, r4
 8007bb6:	462b      	mov	r3, r5
 8007bb8:	f7f8 fd1e 	bl	80005f8 <__aeabi_dmul>
 8007bbc:	bd70      	pop	{r4, r5, r6, pc}
	...

08007bc0 <_strtod_l>:
 8007bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc4:	ed2d 8b02 	vpush	{d8}
 8007bc8:	b09d      	sub	sp, #116	; 0x74
 8007bca:	461f      	mov	r7, r3
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9318      	str	r3, [sp, #96]	; 0x60
 8007bd0:	4ba2      	ldr	r3, [pc, #648]	; (8007e5c <_strtod_l+0x29c>)
 8007bd2:	9213      	str	r2, [sp, #76]	; 0x4c
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	9305      	str	r3, [sp, #20]
 8007bd8:	4604      	mov	r4, r0
 8007bda:	4618      	mov	r0, r3
 8007bdc:	4688      	mov	r8, r1
 8007bde:	f7f8 faf7 	bl	80001d0 <strlen>
 8007be2:	f04f 0a00 	mov.w	sl, #0
 8007be6:	4605      	mov	r5, r0
 8007be8:	f04f 0b00 	mov.w	fp, #0
 8007bec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007bf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007bf2:	781a      	ldrb	r2, [r3, #0]
 8007bf4:	2a2b      	cmp	r2, #43	; 0x2b
 8007bf6:	d04e      	beq.n	8007c96 <_strtod_l+0xd6>
 8007bf8:	d83b      	bhi.n	8007c72 <_strtod_l+0xb2>
 8007bfa:	2a0d      	cmp	r2, #13
 8007bfc:	d834      	bhi.n	8007c68 <_strtod_l+0xa8>
 8007bfe:	2a08      	cmp	r2, #8
 8007c00:	d834      	bhi.n	8007c6c <_strtod_l+0xac>
 8007c02:	2a00      	cmp	r2, #0
 8007c04:	d03e      	beq.n	8007c84 <_strtod_l+0xc4>
 8007c06:	2300      	movs	r3, #0
 8007c08:	930a      	str	r3, [sp, #40]	; 0x28
 8007c0a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007c0c:	7833      	ldrb	r3, [r6, #0]
 8007c0e:	2b30      	cmp	r3, #48	; 0x30
 8007c10:	f040 80b0 	bne.w	8007d74 <_strtod_l+0x1b4>
 8007c14:	7873      	ldrb	r3, [r6, #1]
 8007c16:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007c1a:	2b58      	cmp	r3, #88	; 0x58
 8007c1c:	d168      	bne.n	8007cf0 <_strtod_l+0x130>
 8007c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	ab18      	add	r3, sp, #96	; 0x60
 8007c24:	9702      	str	r7, [sp, #8]
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	4a8d      	ldr	r2, [pc, #564]	; (8007e60 <_strtod_l+0x2a0>)
 8007c2a:	ab19      	add	r3, sp, #100	; 0x64
 8007c2c:	a917      	add	r1, sp, #92	; 0x5c
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f001 fd8a 	bl	8009748 <__gethex>
 8007c34:	f010 0707 	ands.w	r7, r0, #7
 8007c38:	4605      	mov	r5, r0
 8007c3a:	d005      	beq.n	8007c48 <_strtod_l+0x88>
 8007c3c:	2f06      	cmp	r7, #6
 8007c3e:	d12c      	bne.n	8007c9a <_strtod_l+0xda>
 8007c40:	3601      	adds	r6, #1
 8007c42:	2300      	movs	r3, #0
 8007c44:	9617      	str	r6, [sp, #92]	; 0x5c
 8007c46:	930a      	str	r3, [sp, #40]	; 0x28
 8007c48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	f040 8590 	bne.w	8008770 <_strtod_l+0xbb0>
 8007c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c52:	b1eb      	cbz	r3, 8007c90 <_strtod_l+0xd0>
 8007c54:	4652      	mov	r2, sl
 8007c56:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007c5a:	ec43 2b10 	vmov	d0, r2, r3
 8007c5e:	b01d      	add	sp, #116	; 0x74
 8007c60:	ecbd 8b02 	vpop	{d8}
 8007c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c68:	2a20      	cmp	r2, #32
 8007c6a:	d1cc      	bne.n	8007c06 <_strtod_l+0x46>
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c70:	e7be      	b.n	8007bf0 <_strtod_l+0x30>
 8007c72:	2a2d      	cmp	r2, #45	; 0x2d
 8007c74:	d1c7      	bne.n	8007c06 <_strtod_l+0x46>
 8007c76:	2201      	movs	r2, #1
 8007c78:	920a      	str	r2, [sp, #40]	; 0x28
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007c7e:	785b      	ldrb	r3, [r3, #1]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d1c2      	bne.n	8007c0a <_strtod_l+0x4a>
 8007c84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c86:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f040 856e 	bne.w	800876c <_strtod_l+0xbac>
 8007c90:	4652      	mov	r2, sl
 8007c92:	465b      	mov	r3, fp
 8007c94:	e7e1      	b.n	8007c5a <_strtod_l+0x9a>
 8007c96:	2200      	movs	r2, #0
 8007c98:	e7ee      	b.n	8007c78 <_strtod_l+0xb8>
 8007c9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007c9c:	b13a      	cbz	r2, 8007cae <_strtod_l+0xee>
 8007c9e:	2135      	movs	r1, #53	; 0x35
 8007ca0:	a81a      	add	r0, sp, #104	; 0x68
 8007ca2:	f002 fd06 	bl	800a6b2 <__copybits>
 8007ca6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ca8:	4620      	mov	r0, r4
 8007caa:	f002 f8c5 	bl	8009e38 <_Bfree>
 8007cae:	3f01      	subs	r7, #1
 8007cb0:	2f04      	cmp	r7, #4
 8007cb2:	d806      	bhi.n	8007cc2 <_strtod_l+0x102>
 8007cb4:	e8df f007 	tbb	[pc, r7]
 8007cb8:	1714030a 	.word	0x1714030a
 8007cbc:	0a          	.byte	0x0a
 8007cbd:	00          	.byte	0x00
 8007cbe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007cc2:	0728      	lsls	r0, r5, #28
 8007cc4:	d5c0      	bpl.n	8007c48 <_strtod_l+0x88>
 8007cc6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007cca:	e7bd      	b.n	8007c48 <_strtod_l+0x88>
 8007ccc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007cd0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007cd2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cd6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007cda:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007cde:	e7f0      	b.n	8007cc2 <_strtod_l+0x102>
 8007ce0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007e64 <_strtod_l+0x2a4>
 8007ce4:	e7ed      	b.n	8007cc2 <_strtod_l+0x102>
 8007ce6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007cea:	f04f 3aff 	mov.w	sl, #4294967295
 8007cee:	e7e8      	b.n	8007cc2 <_strtod_l+0x102>
 8007cf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cf2:	1c5a      	adds	r2, r3, #1
 8007cf4:	9217      	str	r2, [sp, #92]	; 0x5c
 8007cf6:	785b      	ldrb	r3, [r3, #1]
 8007cf8:	2b30      	cmp	r3, #48	; 0x30
 8007cfa:	d0f9      	beq.n	8007cf0 <_strtod_l+0x130>
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d0a3      	beq.n	8007c48 <_strtod_l+0x88>
 8007d00:	2301      	movs	r3, #1
 8007d02:	f04f 0900 	mov.w	r9, #0
 8007d06:	9304      	str	r3, [sp, #16]
 8007d08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d0a:	9308      	str	r3, [sp, #32]
 8007d0c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007d10:	464f      	mov	r7, r9
 8007d12:	220a      	movs	r2, #10
 8007d14:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007d16:	7806      	ldrb	r6, [r0, #0]
 8007d18:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007d1c:	b2d9      	uxtb	r1, r3
 8007d1e:	2909      	cmp	r1, #9
 8007d20:	d92a      	bls.n	8007d78 <_strtod_l+0x1b8>
 8007d22:	9905      	ldr	r1, [sp, #20]
 8007d24:	462a      	mov	r2, r5
 8007d26:	f003 f8df 	bl	800aee8 <strncmp>
 8007d2a:	b398      	cbz	r0, 8007d94 <_strtod_l+0x1d4>
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	4632      	mov	r2, r6
 8007d30:	463d      	mov	r5, r7
 8007d32:	9005      	str	r0, [sp, #20]
 8007d34:	4603      	mov	r3, r0
 8007d36:	2a65      	cmp	r2, #101	; 0x65
 8007d38:	d001      	beq.n	8007d3e <_strtod_l+0x17e>
 8007d3a:	2a45      	cmp	r2, #69	; 0x45
 8007d3c:	d118      	bne.n	8007d70 <_strtod_l+0x1b0>
 8007d3e:	b91d      	cbnz	r5, 8007d48 <_strtod_l+0x188>
 8007d40:	9a04      	ldr	r2, [sp, #16]
 8007d42:	4302      	orrs	r2, r0
 8007d44:	d09e      	beq.n	8007c84 <_strtod_l+0xc4>
 8007d46:	2500      	movs	r5, #0
 8007d48:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007d4c:	f108 0201 	add.w	r2, r8, #1
 8007d50:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d52:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007d56:	2a2b      	cmp	r2, #43	; 0x2b
 8007d58:	d075      	beq.n	8007e46 <_strtod_l+0x286>
 8007d5a:	2a2d      	cmp	r2, #45	; 0x2d
 8007d5c:	d07b      	beq.n	8007e56 <_strtod_l+0x296>
 8007d5e:	f04f 0c00 	mov.w	ip, #0
 8007d62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007d66:	2909      	cmp	r1, #9
 8007d68:	f240 8082 	bls.w	8007e70 <_strtod_l+0x2b0>
 8007d6c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007d70:	2600      	movs	r6, #0
 8007d72:	e09d      	b.n	8007eb0 <_strtod_l+0x2f0>
 8007d74:	2300      	movs	r3, #0
 8007d76:	e7c4      	b.n	8007d02 <_strtod_l+0x142>
 8007d78:	2f08      	cmp	r7, #8
 8007d7a:	bfd8      	it	le
 8007d7c:	9907      	ldrle	r1, [sp, #28]
 8007d7e:	f100 0001 	add.w	r0, r0, #1
 8007d82:	bfda      	itte	le
 8007d84:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d88:	9307      	strle	r3, [sp, #28]
 8007d8a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007d8e:	3701      	adds	r7, #1
 8007d90:	9017      	str	r0, [sp, #92]	; 0x5c
 8007d92:	e7bf      	b.n	8007d14 <_strtod_l+0x154>
 8007d94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d96:	195a      	adds	r2, r3, r5
 8007d98:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d9a:	5d5a      	ldrb	r2, [r3, r5]
 8007d9c:	2f00      	cmp	r7, #0
 8007d9e:	d037      	beq.n	8007e10 <_strtod_l+0x250>
 8007da0:	9005      	str	r0, [sp, #20]
 8007da2:	463d      	mov	r5, r7
 8007da4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007da8:	2b09      	cmp	r3, #9
 8007daa:	d912      	bls.n	8007dd2 <_strtod_l+0x212>
 8007dac:	2301      	movs	r3, #1
 8007dae:	e7c2      	b.n	8007d36 <_strtod_l+0x176>
 8007db0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007db2:	1c5a      	adds	r2, r3, #1
 8007db4:	9217      	str	r2, [sp, #92]	; 0x5c
 8007db6:	785a      	ldrb	r2, [r3, #1]
 8007db8:	3001      	adds	r0, #1
 8007dba:	2a30      	cmp	r2, #48	; 0x30
 8007dbc:	d0f8      	beq.n	8007db0 <_strtod_l+0x1f0>
 8007dbe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007dc2:	2b08      	cmp	r3, #8
 8007dc4:	f200 84d9 	bhi.w	800877a <_strtod_l+0xbba>
 8007dc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dca:	9005      	str	r0, [sp, #20]
 8007dcc:	2000      	movs	r0, #0
 8007dce:	9308      	str	r3, [sp, #32]
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	3a30      	subs	r2, #48	; 0x30
 8007dd4:	f100 0301 	add.w	r3, r0, #1
 8007dd8:	d014      	beq.n	8007e04 <_strtod_l+0x244>
 8007dda:	9905      	ldr	r1, [sp, #20]
 8007ddc:	4419      	add	r1, r3
 8007dde:	9105      	str	r1, [sp, #20]
 8007de0:	462b      	mov	r3, r5
 8007de2:	eb00 0e05 	add.w	lr, r0, r5
 8007de6:	210a      	movs	r1, #10
 8007de8:	4573      	cmp	r3, lr
 8007dea:	d113      	bne.n	8007e14 <_strtod_l+0x254>
 8007dec:	182b      	adds	r3, r5, r0
 8007dee:	2b08      	cmp	r3, #8
 8007df0:	f105 0501 	add.w	r5, r5, #1
 8007df4:	4405      	add	r5, r0
 8007df6:	dc1c      	bgt.n	8007e32 <_strtod_l+0x272>
 8007df8:	9907      	ldr	r1, [sp, #28]
 8007dfa:	230a      	movs	r3, #10
 8007dfc:	fb03 2301 	mla	r3, r3, r1, r2
 8007e00:	9307      	str	r3, [sp, #28]
 8007e02:	2300      	movs	r3, #0
 8007e04:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e06:	1c51      	adds	r1, r2, #1
 8007e08:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e0a:	7852      	ldrb	r2, [r2, #1]
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	e7c9      	b.n	8007da4 <_strtod_l+0x1e4>
 8007e10:	4638      	mov	r0, r7
 8007e12:	e7d2      	b.n	8007dba <_strtod_l+0x1fa>
 8007e14:	2b08      	cmp	r3, #8
 8007e16:	dc04      	bgt.n	8007e22 <_strtod_l+0x262>
 8007e18:	9e07      	ldr	r6, [sp, #28]
 8007e1a:	434e      	muls	r6, r1
 8007e1c:	9607      	str	r6, [sp, #28]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	e7e2      	b.n	8007de8 <_strtod_l+0x228>
 8007e22:	f103 0c01 	add.w	ip, r3, #1
 8007e26:	f1bc 0f10 	cmp.w	ip, #16
 8007e2a:	bfd8      	it	le
 8007e2c:	fb01 f909 	mulle.w	r9, r1, r9
 8007e30:	e7f5      	b.n	8007e1e <_strtod_l+0x25e>
 8007e32:	2d10      	cmp	r5, #16
 8007e34:	bfdc      	itt	le
 8007e36:	230a      	movle	r3, #10
 8007e38:	fb03 2909 	mlale	r9, r3, r9, r2
 8007e3c:	e7e1      	b.n	8007e02 <_strtod_l+0x242>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	9305      	str	r3, [sp, #20]
 8007e42:	2301      	movs	r3, #1
 8007e44:	e77c      	b.n	8007d40 <_strtod_l+0x180>
 8007e46:	f04f 0c00 	mov.w	ip, #0
 8007e4a:	f108 0202 	add.w	r2, r8, #2
 8007e4e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e50:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007e54:	e785      	b.n	8007d62 <_strtod_l+0x1a2>
 8007e56:	f04f 0c01 	mov.w	ip, #1
 8007e5a:	e7f6      	b.n	8007e4a <_strtod_l+0x28a>
 8007e5c:	0800c59c 	.word	0x0800c59c
 8007e60:	0800c318 	.word	0x0800c318
 8007e64:	7ff00000 	.word	0x7ff00000
 8007e68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e6a:	1c51      	adds	r1, r2, #1
 8007e6c:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e6e:	7852      	ldrb	r2, [r2, #1]
 8007e70:	2a30      	cmp	r2, #48	; 0x30
 8007e72:	d0f9      	beq.n	8007e68 <_strtod_l+0x2a8>
 8007e74:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007e78:	2908      	cmp	r1, #8
 8007e7a:	f63f af79 	bhi.w	8007d70 <_strtod_l+0x1b0>
 8007e7e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007e82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e84:	9206      	str	r2, [sp, #24]
 8007e86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e88:	1c51      	adds	r1, r2, #1
 8007e8a:	9117      	str	r1, [sp, #92]	; 0x5c
 8007e8c:	7852      	ldrb	r2, [r2, #1]
 8007e8e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007e92:	2e09      	cmp	r6, #9
 8007e94:	d937      	bls.n	8007f06 <_strtod_l+0x346>
 8007e96:	9e06      	ldr	r6, [sp, #24]
 8007e98:	1b89      	subs	r1, r1, r6
 8007e9a:	2908      	cmp	r1, #8
 8007e9c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007ea0:	dc02      	bgt.n	8007ea8 <_strtod_l+0x2e8>
 8007ea2:	4576      	cmp	r6, lr
 8007ea4:	bfa8      	it	ge
 8007ea6:	4676      	movge	r6, lr
 8007ea8:	f1bc 0f00 	cmp.w	ip, #0
 8007eac:	d000      	beq.n	8007eb0 <_strtod_l+0x2f0>
 8007eae:	4276      	negs	r6, r6
 8007eb0:	2d00      	cmp	r5, #0
 8007eb2:	d14d      	bne.n	8007f50 <_strtod_l+0x390>
 8007eb4:	9904      	ldr	r1, [sp, #16]
 8007eb6:	4301      	orrs	r1, r0
 8007eb8:	f47f aec6 	bne.w	8007c48 <_strtod_l+0x88>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f47f aee1 	bne.w	8007c84 <_strtod_l+0xc4>
 8007ec2:	2a69      	cmp	r2, #105	; 0x69
 8007ec4:	d027      	beq.n	8007f16 <_strtod_l+0x356>
 8007ec6:	dc24      	bgt.n	8007f12 <_strtod_l+0x352>
 8007ec8:	2a49      	cmp	r2, #73	; 0x49
 8007eca:	d024      	beq.n	8007f16 <_strtod_l+0x356>
 8007ecc:	2a4e      	cmp	r2, #78	; 0x4e
 8007ece:	f47f aed9 	bne.w	8007c84 <_strtod_l+0xc4>
 8007ed2:	499f      	ldr	r1, [pc, #636]	; (8008150 <_strtod_l+0x590>)
 8007ed4:	a817      	add	r0, sp, #92	; 0x5c
 8007ed6:	f001 fe8f 	bl	8009bf8 <__match>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	f43f aed2 	beq.w	8007c84 <_strtod_l+0xc4>
 8007ee0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	2b28      	cmp	r3, #40	; 0x28
 8007ee6:	d12d      	bne.n	8007f44 <_strtod_l+0x384>
 8007ee8:	499a      	ldr	r1, [pc, #616]	; (8008154 <_strtod_l+0x594>)
 8007eea:	aa1a      	add	r2, sp, #104	; 0x68
 8007eec:	a817      	add	r0, sp, #92	; 0x5c
 8007eee:	f001 fe97 	bl	8009c20 <__hexnan>
 8007ef2:	2805      	cmp	r0, #5
 8007ef4:	d126      	bne.n	8007f44 <_strtod_l+0x384>
 8007ef6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ef8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007efc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007f00:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007f04:	e6a0      	b.n	8007c48 <_strtod_l+0x88>
 8007f06:	210a      	movs	r1, #10
 8007f08:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007f0c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007f10:	e7b9      	b.n	8007e86 <_strtod_l+0x2c6>
 8007f12:	2a6e      	cmp	r2, #110	; 0x6e
 8007f14:	e7db      	b.n	8007ece <_strtod_l+0x30e>
 8007f16:	4990      	ldr	r1, [pc, #576]	; (8008158 <_strtod_l+0x598>)
 8007f18:	a817      	add	r0, sp, #92	; 0x5c
 8007f1a:	f001 fe6d 	bl	8009bf8 <__match>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	f43f aeb0 	beq.w	8007c84 <_strtod_l+0xc4>
 8007f24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f26:	498d      	ldr	r1, [pc, #564]	; (800815c <_strtod_l+0x59c>)
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	a817      	add	r0, sp, #92	; 0x5c
 8007f2c:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f2e:	f001 fe63 	bl	8009bf8 <__match>
 8007f32:	b910      	cbnz	r0, 8007f3a <_strtod_l+0x37a>
 8007f34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f36:	3301      	adds	r3, #1
 8007f38:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f3a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800816c <_strtod_l+0x5ac>
 8007f3e:	f04f 0a00 	mov.w	sl, #0
 8007f42:	e681      	b.n	8007c48 <_strtod_l+0x88>
 8007f44:	4886      	ldr	r0, [pc, #536]	; (8008160 <_strtod_l+0x5a0>)
 8007f46:	f002 ffb7 	bl	800aeb8 <nan>
 8007f4a:	ec5b ab10 	vmov	sl, fp, d0
 8007f4e:	e67b      	b.n	8007c48 <_strtod_l+0x88>
 8007f50:	9b05      	ldr	r3, [sp, #20]
 8007f52:	9807      	ldr	r0, [sp, #28]
 8007f54:	1af3      	subs	r3, r6, r3
 8007f56:	2f00      	cmp	r7, #0
 8007f58:	bf08      	it	eq
 8007f5a:	462f      	moveq	r7, r5
 8007f5c:	2d10      	cmp	r5, #16
 8007f5e:	9306      	str	r3, [sp, #24]
 8007f60:	46a8      	mov	r8, r5
 8007f62:	bfa8      	it	ge
 8007f64:	f04f 0810 	movge.w	r8, #16
 8007f68:	f7f8 facc 	bl	8000504 <__aeabi_ui2d>
 8007f6c:	2d09      	cmp	r5, #9
 8007f6e:	4682      	mov	sl, r0
 8007f70:	468b      	mov	fp, r1
 8007f72:	dd13      	ble.n	8007f9c <_strtod_l+0x3dc>
 8007f74:	4b7b      	ldr	r3, [pc, #492]	; (8008164 <_strtod_l+0x5a4>)
 8007f76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007f7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007f7e:	f7f8 fb3b 	bl	80005f8 <__aeabi_dmul>
 8007f82:	4682      	mov	sl, r0
 8007f84:	4648      	mov	r0, r9
 8007f86:	468b      	mov	fp, r1
 8007f88:	f7f8 fabc 	bl	8000504 <__aeabi_ui2d>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4650      	mov	r0, sl
 8007f92:	4659      	mov	r1, fp
 8007f94:	f7f8 f97a 	bl	800028c <__adddf3>
 8007f98:	4682      	mov	sl, r0
 8007f9a:	468b      	mov	fp, r1
 8007f9c:	2d0f      	cmp	r5, #15
 8007f9e:	dc38      	bgt.n	8008012 <_strtod_l+0x452>
 8007fa0:	9b06      	ldr	r3, [sp, #24]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f43f ae50 	beq.w	8007c48 <_strtod_l+0x88>
 8007fa8:	dd24      	ble.n	8007ff4 <_strtod_l+0x434>
 8007faa:	2b16      	cmp	r3, #22
 8007fac:	dc0b      	bgt.n	8007fc6 <_strtod_l+0x406>
 8007fae:	496d      	ldr	r1, [pc, #436]	; (8008164 <_strtod_l+0x5a4>)
 8007fb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fb8:	4652      	mov	r2, sl
 8007fba:	465b      	mov	r3, fp
 8007fbc:	f7f8 fb1c 	bl	80005f8 <__aeabi_dmul>
 8007fc0:	4682      	mov	sl, r0
 8007fc2:	468b      	mov	fp, r1
 8007fc4:	e640      	b.n	8007c48 <_strtod_l+0x88>
 8007fc6:	9a06      	ldr	r2, [sp, #24]
 8007fc8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	db20      	blt.n	8008012 <_strtod_l+0x452>
 8007fd0:	4c64      	ldr	r4, [pc, #400]	; (8008164 <_strtod_l+0x5a4>)
 8007fd2:	f1c5 050f 	rsb	r5, r5, #15
 8007fd6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007fda:	4652      	mov	r2, sl
 8007fdc:	465b      	mov	r3, fp
 8007fde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fe2:	f7f8 fb09 	bl	80005f8 <__aeabi_dmul>
 8007fe6:	9b06      	ldr	r3, [sp, #24]
 8007fe8:	1b5d      	subs	r5, r3, r5
 8007fea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007fee:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007ff2:	e7e3      	b.n	8007fbc <_strtod_l+0x3fc>
 8007ff4:	9b06      	ldr	r3, [sp, #24]
 8007ff6:	3316      	adds	r3, #22
 8007ff8:	db0b      	blt.n	8008012 <_strtod_l+0x452>
 8007ffa:	9b05      	ldr	r3, [sp, #20]
 8007ffc:	1b9e      	subs	r6, r3, r6
 8007ffe:	4b59      	ldr	r3, [pc, #356]	; (8008164 <_strtod_l+0x5a4>)
 8008000:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008004:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008008:	4650      	mov	r0, sl
 800800a:	4659      	mov	r1, fp
 800800c:	f7f8 fc1e 	bl	800084c <__aeabi_ddiv>
 8008010:	e7d6      	b.n	8007fc0 <_strtod_l+0x400>
 8008012:	9b06      	ldr	r3, [sp, #24]
 8008014:	eba5 0808 	sub.w	r8, r5, r8
 8008018:	4498      	add	r8, r3
 800801a:	f1b8 0f00 	cmp.w	r8, #0
 800801e:	dd74      	ble.n	800810a <_strtod_l+0x54a>
 8008020:	f018 030f 	ands.w	r3, r8, #15
 8008024:	d00a      	beq.n	800803c <_strtod_l+0x47c>
 8008026:	494f      	ldr	r1, [pc, #316]	; (8008164 <_strtod_l+0x5a4>)
 8008028:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800802c:	4652      	mov	r2, sl
 800802e:	465b      	mov	r3, fp
 8008030:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008034:	f7f8 fae0 	bl	80005f8 <__aeabi_dmul>
 8008038:	4682      	mov	sl, r0
 800803a:	468b      	mov	fp, r1
 800803c:	f038 080f 	bics.w	r8, r8, #15
 8008040:	d04f      	beq.n	80080e2 <_strtod_l+0x522>
 8008042:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008046:	dd22      	ble.n	800808e <_strtod_l+0x4ce>
 8008048:	2500      	movs	r5, #0
 800804a:	462e      	mov	r6, r5
 800804c:	9507      	str	r5, [sp, #28]
 800804e:	9505      	str	r5, [sp, #20]
 8008050:	2322      	movs	r3, #34	; 0x22
 8008052:	f8df b118 	ldr.w	fp, [pc, #280]	; 800816c <_strtod_l+0x5ac>
 8008056:	6023      	str	r3, [r4, #0]
 8008058:	f04f 0a00 	mov.w	sl, #0
 800805c:	9b07      	ldr	r3, [sp, #28]
 800805e:	2b00      	cmp	r3, #0
 8008060:	f43f adf2 	beq.w	8007c48 <_strtod_l+0x88>
 8008064:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008066:	4620      	mov	r0, r4
 8008068:	f001 fee6 	bl	8009e38 <_Bfree>
 800806c:	9905      	ldr	r1, [sp, #20]
 800806e:	4620      	mov	r0, r4
 8008070:	f001 fee2 	bl	8009e38 <_Bfree>
 8008074:	4631      	mov	r1, r6
 8008076:	4620      	mov	r0, r4
 8008078:	f001 fede 	bl	8009e38 <_Bfree>
 800807c:	9907      	ldr	r1, [sp, #28]
 800807e:	4620      	mov	r0, r4
 8008080:	f001 feda 	bl	8009e38 <_Bfree>
 8008084:	4629      	mov	r1, r5
 8008086:	4620      	mov	r0, r4
 8008088:	f001 fed6 	bl	8009e38 <_Bfree>
 800808c:	e5dc      	b.n	8007c48 <_strtod_l+0x88>
 800808e:	4b36      	ldr	r3, [pc, #216]	; (8008168 <_strtod_l+0x5a8>)
 8008090:	9304      	str	r3, [sp, #16]
 8008092:	2300      	movs	r3, #0
 8008094:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008098:	4650      	mov	r0, sl
 800809a:	4659      	mov	r1, fp
 800809c:	4699      	mov	r9, r3
 800809e:	f1b8 0f01 	cmp.w	r8, #1
 80080a2:	dc21      	bgt.n	80080e8 <_strtod_l+0x528>
 80080a4:	b10b      	cbz	r3, 80080aa <_strtod_l+0x4ea>
 80080a6:	4682      	mov	sl, r0
 80080a8:	468b      	mov	fp, r1
 80080aa:	4b2f      	ldr	r3, [pc, #188]	; (8008168 <_strtod_l+0x5a8>)
 80080ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80080b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80080b4:	4652      	mov	r2, sl
 80080b6:	465b      	mov	r3, fp
 80080b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80080bc:	f7f8 fa9c 	bl	80005f8 <__aeabi_dmul>
 80080c0:	4b2a      	ldr	r3, [pc, #168]	; (800816c <_strtod_l+0x5ac>)
 80080c2:	460a      	mov	r2, r1
 80080c4:	400b      	ands	r3, r1
 80080c6:	492a      	ldr	r1, [pc, #168]	; (8008170 <_strtod_l+0x5b0>)
 80080c8:	428b      	cmp	r3, r1
 80080ca:	4682      	mov	sl, r0
 80080cc:	d8bc      	bhi.n	8008048 <_strtod_l+0x488>
 80080ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80080d2:	428b      	cmp	r3, r1
 80080d4:	bf86      	itte	hi
 80080d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008174 <_strtod_l+0x5b4>
 80080da:	f04f 3aff 	movhi.w	sl, #4294967295
 80080de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80080e2:	2300      	movs	r3, #0
 80080e4:	9304      	str	r3, [sp, #16]
 80080e6:	e084      	b.n	80081f2 <_strtod_l+0x632>
 80080e8:	f018 0f01 	tst.w	r8, #1
 80080ec:	d005      	beq.n	80080fa <_strtod_l+0x53a>
 80080ee:	9b04      	ldr	r3, [sp, #16]
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	f7f8 fa80 	bl	80005f8 <__aeabi_dmul>
 80080f8:	2301      	movs	r3, #1
 80080fa:	9a04      	ldr	r2, [sp, #16]
 80080fc:	3208      	adds	r2, #8
 80080fe:	f109 0901 	add.w	r9, r9, #1
 8008102:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008106:	9204      	str	r2, [sp, #16]
 8008108:	e7c9      	b.n	800809e <_strtod_l+0x4de>
 800810a:	d0ea      	beq.n	80080e2 <_strtod_l+0x522>
 800810c:	f1c8 0800 	rsb	r8, r8, #0
 8008110:	f018 020f 	ands.w	r2, r8, #15
 8008114:	d00a      	beq.n	800812c <_strtod_l+0x56c>
 8008116:	4b13      	ldr	r3, [pc, #76]	; (8008164 <_strtod_l+0x5a4>)
 8008118:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800811c:	4650      	mov	r0, sl
 800811e:	4659      	mov	r1, fp
 8008120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008124:	f7f8 fb92 	bl	800084c <__aeabi_ddiv>
 8008128:	4682      	mov	sl, r0
 800812a:	468b      	mov	fp, r1
 800812c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008130:	d0d7      	beq.n	80080e2 <_strtod_l+0x522>
 8008132:	f1b8 0f1f 	cmp.w	r8, #31
 8008136:	dd1f      	ble.n	8008178 <_strtod_l+0x5b8>
 8008138:	2500      	movs	r5, #0
 800813a:	462e      	mov	r6, r5
 800813c:	9507      	str	r5, [sp, #28]
 800813e:	9505      	str	r5, [sp, #20]
 8008140:	2322      	movs	r3, #34	; 0x22
 8008142:	f04f 0a00 	mov.w	sl, #0
 8008146:	f04f 0b00 	mov.w	fp, #0
 800814a:	6023      	str	r3, [r4, #0]
 800814c:	e786      	b.n	800805c <_strtod_l+0x49c>
 800814e:	bf00      	nop
 8008150:	0800c2e9 	.word	0x0800c2e9
 8008154:	0800c32c 	.word	0x0800c32c
 8008158:	0800c2e1 	.word	0x0800c2e1
 800815c:	0800c4a8 	.word	0x0800c4a8
 8008160:	0800c3a3 	.word	0x0800c3a3
 8008164:	0800c638 	.word	0x0800c638
 8008168:	0800c610 	.word	0x0800c610
 800816c:	7ff00000 	.word	0x7ff00000
 8008170:	7ca00000 	.word	0x7ca00000
 8008174:	7fefffff 	.word	0x7fefffff
 8008178:	f018 0310 	ands.w	r3, r8, #16
 800817c:	bf18      	it	ne
 800817e:	236a      	movne	r3, #106	; 0x6a
 8008180:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008530 <_strtod_l+0x970>
 8008184:	9304      	str	r3, [sp, #16]
 8008186:	4650      	mov	r0, sl
 8008188:	4659      	mov	r1, fp
 800818a:	2300      	movs	r3, #0
 800818c:	f018 0f01 	tst.w	r8, #1
 8008190:	d004      	beq.n	800819c <_strtod_l+0x5dc>
 8008192:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008196:	f7f8 fa2f 	bl	80005f8 <__aeabi_dmul>
 800819a:	2301      	movs	r3, #1
 800819c:	ea5f 0868 	movs.w	r8, r8, asr #1
 80081a0:	f109 0908 	add.w	r9, r9, #8
 80081a4:	d1f2      	bne.n	800818c <_strtod_l+0x5cc>
 80081a6:	b10b      	cbz	r3, 80081ac <_strtod_l+0x5ec>
 80081a8:	4682      	mov	sl, r0
 80081aa:	468b      	mov	fp, r1
 80081ac:	9b04      	ldr	r3, [sp, #16]
 80081ae:	b1c3      	cbz	r3, 80081e2 <_strtod_l+0x622>
 80081b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80081b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	4659      	mov	r1, fp
 80081bc:	dd11      	ble.n	80081e2 <_strtod_l+0x622>
 80081be:	2b1f      	cmp	r3, #31
 80081c0:	f340 8124 	ble.w	800840c <_strtod_l+0x84c>
 80081c4:	2b34      	cmp	r3, #52	; 0x34
 80081c6:	bfde      	ittt	le
 80081c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80081cc:	f04f 33ff 	movle.w	r3, #4294967295
 80081d0:	fa03 f202 	lslle.w	r2, r3, r2
 80081d4:	f04f 0a00 	mov.w	sl, #0
 80081d8:	bfcc      	ite	gt
 80081da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80081de:	ea02 0b01 	andle.w	fp, r2, r1
 80081e2:	2200      	movs	r2, #0
 80081e4:	2300      	movs	r3, #0
 80081e6:	4650      	mov	r0, sl
 80081e8:	4659      	mov	r1, fp
 80081ea:	f7f8 fc6d 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	d1a2      	bne.n	8008138 <_strtod_l+0x578>
 80081f2:	9b07      	ldr	r3, [sp, #28]
 80081f4:	9300      	str	r3, [sp, #0]
 80081f6:	9908      	ldr	r1, [sp, #32]
 80081f8:	462b      	mov	r3, r5
 80081fa:	463a      	mov	r2, r7
 80081fc:	4620      	mov	r0, r4
 80081fe:	f001 fe83 	bl	8009f08 <__s2b>
 8008202:	9007      	str	r0, [sp, #28]
 8008204:	2800      	cmp	r0, #0
 8008206:	f43f af1f 	beq.w	8008048 <_strtod_l+0x488>
 800820a:	9b05      	ldr	r3, [sp, #20]
 800820c:	1b9e      	subs	r6, r3, r6
 800820e:	9b06      	ldr	r3, [sp, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	bfb4      	ite	lt
 8008214:	4633      	movlt	r3, r6
 8008216:	2300      	movge	r3, #0
 8008218:	930c      	str	r3, [sp, #48]	; 0x30
 800821a:	9b06      	ldr	r3, [sp, #24]
 800821c:	2500      	movs	r5, #0
 800821e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008222:	9312      	str	r3, [sp, #72]	; 0x48
 8008224:	462e      	mov	r6, r5
 8008226:	9b07      	ldr	r3, [sp, #28]
 8008228:	4620      	mov	r0, r4
 800822a:	6859      	ldr	r1, [r3, #4]
 800822c:	f001 fdc4 	bl	8009db8 <_Balloc>
 8008230:	9005      	str	r0, [sp, #20]
 8008232:	2800      	cmp	r0, #0
 8008234:	f43f af0c 	beq.w	8008050 <_strtod_l+0x490>
 8008238:	9b07      	ldr	r3, [sp, #28]
 800823a:	691a      	ldr	r2, [r3, #16]
 800823c:	3202      	adds	r2, #2
 800823e:	f103 010c 	add.w	r1, r3, #12
 8008242:	0092      	lsls	r2, r2, #2
 8008244:	300c      	adds	r0, #12
 8008246:	f7fe fd8f 	bl	8006d68 <memcpy>
 800824a:	ec4b ab10 	vmov	d0, sl, fp
 800824e:	aa1a      	add	r2, sp, #104	; 0x68
 8008250:	a919      	add	r1, sp, #100	; 0x64
 8008252:	4620      	mov	r0, r4
 8008254:	f002 f99e 	bl	800a594 <__d2b>
 8008258:	ec4b ab18 	vmov	d8, sl, fp
 800825c:	9018      	str	r0, [sp, #96]	; 0x60
 800825e:	2800      	cmp	r0, #0
 8008260:	f43f aef6 	beq.w	8008050 <_strtod_l+0x490>
 8008264:	2101      	movs	r1, #1
 8008266:	4620      	mov	r0, r4
 8008268:	f001 fee8 	bl	800a03c <__i2b>
 800826c:	4606      	mov	r6, r0
 800826e:	2800      	cmp	r0, #0
 8008270:	f43f aeee 	beq.w	8008050 <_strtod_l+0x490>
 8008274:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008276:	9904      	ldr	r1, [sp, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	bfab      	itete	ge
 800827c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800827e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008280:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008282:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008286:	bfac      	ite	ge
 8008288:	eb03 0902 	addge.w	r9, r3, r2
 800828c:	1ad7      	sublt	r7, r2, r3
 800828e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008290:	eba3 0801 	sub.w	r8, r3, r1
 8008294:	4490      	add	r8, r2
 8008296:	4ba1      	ldr	r3, [pc, #644]	; (800851c <_strtod_l+0x95c>)
 8008298:	f108 38ff 	add.w	r8, r8, #4294967295
 800829c:	4598      	cmp	r8, r3
 800829e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80082a2:	f280 80c7 	bge.w	8008434 <_strtod_l+0x874>
 80082a6:	eba3 0308 	sub.w	r3, r3, r8
 80082aa:	2b1f      	cmp	r3, #31
 80082ac:	eba2 0203 	sub.w	r2, r2, r3
 80082b0:	f04f 0101 	mov.w	r1, #1
 80082b4:	f300 80b1 	bgt.w	800841a <_strtod_l+0x85a>
 80082b8:	fa01 f303 	lsl.w	r3, r1, r3
 80082bc:	930d      	str	r3, [sp, #52]	; 0x34
 80082be:	2300      	movs	r3, #0
 80082c0:	9308      	str	r3, [sp, #32]
 80082c2:	eb09 0802 	add.w	r8, r9, r2
 80082c6:	9b04      	ldr	r3, [sp, #16]
 80082c8:	45c1      	cmp	r9, r8
 80082ca:	4417      	add	r7, r2
 80082cc:	441f      	add	r7, r3
 80082ce:	464b      	mov	r3, r9
 80082d0:	bfa8      	it	ge
 80082d2:	4643      	movge	r3, r8
 80082d4:	42bb      	cmp	r3, r7
 80082d6:	bfa8      	it	ge
 80082d8:	463b      	movge	r3, r7
 80082da:	2b00      	cmp	r3, #0
 80082dc:	bfc2      	ittt	gt
 80082de:	eba8 0803 	subgt.w	r8, r8, r3
 80082e2:	1aff      	subgt	r7, r7, r3
 80082e4:	eba9 0903 	subgt.w	r9, r9, r3
 80082e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	dd17      	ble.n	800831e <_strtod_l+0x75e>
 80082ee:	4631      	mov	r1, r6
 80082f0:	461a      	mov	r2, r3
 80082f2:	4620      	mov	r0, r4
 80082f4:	f001 ff62 	bl	800a1bc <__pow5mult>
 80082f8:	4606      	mov	r6, r0
 80082fa:	2800      	cmp	r0, #0
 80082fc:	f43f aea8 	beq.w	8008050 <_strtod_l+0x490>
 8008300:	4601      	mov	r1, r0
 8008302:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008304:	4620      	mov	r0, r4
 8008306:	f001 feaf 	bl	800a068 <__multiply>
 800830a:	900b      	str	r0, [sp, #44]	; 0x2c
 800830c:	2800      	cmp	r0, #0
 800830e:	f43f ae9f 	beq.w	8008050 <_strtod_l+0x490>
 8008312:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008314:	4620      	mov	r0, r4
 8008316:	f001 fd8f 	bl	8009e38 <_Bfree>
 800831a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800831c:	9318      	str	r3, [sp, #96]	; 0x60
 800831e:	f1b8 0f00 	cmp.w	r8, #0
 8008322:	f300 808c 	bgt.w	800843e <_strtod_l+0x87e>
 8008326:	9b06      	ldr	r3, [sp, #24]
 8008328:	2b00      	cmp	r3, #0
 800832a:	dd08      	ble.n	800833e <_strtod_l+0x77e>
 800832c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800832e:	9905      	ldr	r1, [sp, #20]
 8008330:	4620      	mov	r0, r4
 8008332:	f001 ff43 	bl	800a1bc <__pow5mult>
 8008336:	9005      	str	r0, [sp, #20]
 8008338:	2800      	cmp	r0, #0
 800833a:	f43f ae89 	beq.w	8008050 <_strtod_l+0x490>
 800833e:	2f00      	cmp	r7, #0
 8008340:	dd08      	ble.n	8008354 <_strtod_l+0x794>
 8008342:	9905      	ldr	r1, [sp, #20]
 8008344:	463a      	mov	r2, r7
 8008346:	4620      	mov	r0, r4
 8008348:	f001 ff92 	bl	800a270 <__lshift>
 800834c:	9005      	str	r0, [sp, #20]
 800834e:	2800      	cmp	r0, #0
 8008350:	f43f ae7e 	beq.w	8008050 <_strtod_l+0x490>
 8008354:	f1b9 0f00 	cmp.w	r9, #0
 8008358:	dd08      	ble.n	800836c <_strtod_l+0x7ac>
 800835a:	4631      	mov	r1, r6
 800835c:	464a      	mov	r2, r9
 800835e:	4620      	mov	r0, r4
 8008360:	f001 ff86 	bl	800a270 <__lshift>
 8008364:	4606      	mov	r6, r0
 8008366:	2800      	cmp	r0, #0
 8008368:	f43f ae72 	beq.w	8008050 <_strtod_l+0x490>
 800836c:	9a05      	ldr	r2, [sp, #20]
 800836e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008370:	4620      	mov	r0, r4
 8008372:	f002 f809 	bl	800a388 <__mdiff>
 8008376:	4605      	mov	r5, r0
 8008378:	2800      	cmp	r0, #0
 800837a:	f43f ae69 	beq.w	8008050 <_strtod_l+0x490>
 800837e:	68c3      	ldr	r3, [r0, #12]
 8008380:	930b      	str	r3, [sp, #44]	; 0x2c
 8008382:	2300      	movs	r3, #0
 8008384:	60c3      	str	r3, [r0, #12]
 8008386:	4631      	mov	r1, r6
 8008388:	f001 ffe2 	bl	800a350 <__mcmp>
 800838c:	2800      	cmp	r0, #0
 800838e:	da60      	bge.n	8008452 <_strtod_l+0x892>
 8008390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008392:	ea53 030a 	orrs.w	r3, r3, sl
 8008396:	f040 8082 	bne.w	800849e <_strtod_l+0x8de>
 800839a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d17d      	bne.n	800849e <_strtod_l+0x8de>
 80083a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80083a6:	0d1b      	lsrs	r3, r3, #20
 80083a8:	051b      	lsls	r3, r3, #20
 80083aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80083ae:	d976      	bls.n	800849e <_strtod_l+0x8de>
 80083b0:	696b      	ldr	r3, [r5, #20]
 80083b2:	b913      	cbnz	r3, 80083ba <_strtod_l+0x7fa>
 80083b4:	692b      	ldr	r3, [r5, #16]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	dd71      	ble.n	800849e <_strtod_l+0x8de>
 80083ba:	4629      	mov	r1, r5
 80083bc:	2201      	movs	r2, #1
 80083be:	4620      	mov	r0, r4
 80083c0:	f001 ff56 	bl	800a270 <__lshift>
 80083c4:	4631      	mov	r1, r6
 80083c6:	4605      	mov	r5, r0
 80083c8:	f001 ffc2 	bl	800a350 <__mcmp>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	dd66      	ble.n	800849e <_strtod_l+0x8de>
 80083d0:	9904      	ldr	r1, [sp, #16]
 80083d2:	4a53      	ldr	r2, [pc, #332]	; (8008520 <_strtod_l+0x960>)
 80083d4:	465b      	mov	r3, fp
 80083d6:	2900      	cmp	r1, #0
 80083d8:	f000 8081 	beq.w	80084de <_strtod_l+0x91e>
 80083dc:	ea02 010b 	and.w	r1, r2, fp
 80083e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80083e4:	dc7b      	bgt.n	80084de <_strtod_l+0x91e>
 80083e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80083ea:	f77f aea9 	ble.w	8008140 <_strtod_l+0x580>
 80083ee:	4b4d      	ldr	r3, [pc, #308]	; (8008524 <_strtod_l+0x964>)
 80083f0:	4650      	mov	r0, sl
 80083f2:	4659      	mov	r1, fp
 80083f4:	2200      	movs	r2, #0
 80083f6:	f7f8 f8ff 	bl	80005f8 <__aeabi_dmul>
 80083fa:	460b      	mov	r3, r1
 80083fc:	4303      	orrs	r3, r0
 80083fe:	bf08      	it	eq
 8008400:	2322      	moveq	r3, #34	; 0x22
 8008402:	4682      	mov	sl, r0
 8008404:	468b      	mov	fp, r1
 8008406:	bf08      	it	eq
 8008408:	6023      	streq	r3, [r4, #0]
 800840a:	e62b      	b.n	8008064 <_strtod_l+0x4a4>
 800840c:	f04f 32ff 	mov.w	r2, #4294967295
 8008410:	fa02 f303 	lsl.w	r3, r2, r3
 8008414:	ea03 0a0a 	and.w	sl, r3, sl
 8008418:	e6e3      	b.n	80081e2 <_strtod_l+0x622>
 800841a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800841e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008422:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008426:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800842a:	fa01 f308 	lsl.w	r3, r1, r8
 800842e:	9308      	str	r3, [sp, #32]
 8008430:	910d      	str	r1, [sp, #52]	; 0x34
 8008432:	e746      	b.n	80082c2 <_strtod_l+0x702>
 8008434:	2300      	movs	r3, #0
 8008436:	9308      	str	r3, [sp, #32]
 8008438:	2301      	movs	r3, #1
 800843a:	930d      	str	r3, [sp, #52]	; 0x34
 800843c:	e741      	b.n	80082c2 <_strtod_l+0x702>
 800843e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008440:	4642      	mov	r2, r8
 8008442:	4620      	mov	r0, r4
 8008444:	f001 ff14 	bl	800a270 <__lshift>
 8008448:	9018      	str	r0, [sp, #96]	; 0x60
 800844a:	2800      	cmp	r0, #0
 800844c:	f47f af6b 	bne.w	8008326 <_strtod_l+0x766>
 8008450:	e5fe      	b.n	8008050 <_strtod_l+0x490>
 8008452:	465f      	mov	r7, fp
 8008454:	d16e      	bne.n	8008534 <_strtod_l+0x974>
 8008456:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008458:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800845c:	b342      	cbz	r2, 80084b0 <_strtod_l+0x8f0>
 800845e:	4a32      	ldr	r2, [pc, #200]	; (8008528 <_strtod_l+0x968>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d128      	bne.n	80084b6 <_strtod_l+0x8f6>
 8008464:	9b04      	ldr	r3, [sp, #16]
 8008466:	4651      	mov	r1, sl
 8008468:	b1eb      	cbz	r3, 80084a6 <_strtod_l+0x8e6>
 800846a:	4b2d      	ldr	r3, [pc, #180]	; (8008520 <_strtod_l+0x960>)
 800846c:	403b      	ands	r3, r7
 800846e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008472:	f04f 32ff 	mov.w	r2, #4294967295
 8008476:	d819      	bhi.n	80084ac <_strtod_l+0x8ec>
 8008478:	0d1b      	lsrs	r3, r3, #20
 800847a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800847e:	fa02 f303 	lsl.w	r3, r2, r3
 8008482:	4299      	cmp	r1, r3
 8008484:	d117      	bne.n	80084b6 <_strtod_l+0x8f6>
 8008486:	4b29      	ldr	r3, [pc, #164]	; (800852c <_strtod_l+0x96c>)
 8008488:	429f      	cmp	r7, r3
 800848a:	d102      	bne.n	8008492 <_strtod_l+0x8d2>
 800848c:	3101      	adds	r1, #1
 800848e:	f43f addf 	beq.w	8008050 <_strtod_l+0x490>
 8008492:	4b23      	ldr	r3, [pc, #140]	; (8008520 <_strtod_l+0x960>)
 8008494:	403b      	ands	r3, r7
 8008496:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800849a:	f04f 0a00 	mov.w	sl, #0
 800849e:	9b04      	ldr	r3, [sp, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d1a4      	bne.n	80083ee <_strtod_l+0x82e>
 80084a4:	e5de      	b.n	8008064 <_strtod_l+0x4a4>
 80084a6:	f04f 33ff 	mov.w	r3, #4294967295
 80084aa:	e7ea      	b.n	8008482 <_strtod_l+0x8c2>
 80084ac:	4613      	mov	r3, r2
 80084ae:	e7e8      	b.n	8008482 <_strtod_l+0x8c2>
 80084b0:	ea53 030a 	orrs.w	r3, r3, sl
 80084b4:	d08c      	beq.n	80083d0 <_strtod_l+0x810>
 80084b6:	9b08      	ldr	r3, [sp, #32]
 80084b8:	b1db      	cbz	r3, 80084f2 <_strtod_l+0x932>
 80084ba:	423b      	tst	r3, r7
 80084bc:	d0ef      	beq.n	800849e <_strtod_l+0x8de>
 80084be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084c0:	9a04      	ldr	r2, [sp, #16]
 80084c2:	4650      	mov	r0, sl
 80084c4:	4659      	mov	r1, fp
 80084c6:	b1c3      	cbz	r3, 80084fa <_strtod_l+0x93a>
 80084c8:	f7ff fb5d 	bl	8007b86 <sulp>
 80084cc:	4602      	mov	r2, r0
 80084ce:	460b      	mov	r3, r1
 80084d0:	ec51 0b18 	vmov	r0, r1, d8
 80084d4:	f7f7 feda 	bl	800028c <__adddf3>
 80084d8:	4682      	mov	sl, r0
 80084da:	468b      	mov	fp, r1
 80084dc:	e7df      	b.n	800849e <_strtod_l+0x8de>
 80084de:	4013      	ands	r3, r2
 80084e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80084e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80084e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80084ec:	f04f 3aff 	mov.w	sl, #4294967295
 80084f0:	e7d5      	b.n	800849e <_strtod_l+0x8de>
 80084f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084f4:	ea13 0f0a 	tst.w	r3, sl
 80084f8:	e7e0      	b.n	80084bc <_strtod_l+0x8fc>
 80084fa:	f7ff fb44 	bl	8007b86 <sulp>
 80084fe:	4602      	mov	r2, r0
 8008500:	460b      	mov	r3, r1
 8008502:	ec51 0b18 	vmov	r0, r1, d8
 8008506:	f7f7 febf 	bl	8000288 <__aeabi_dsub>
 800850a:	2200      	movs	r2, #0
 800850c:	2300      	movs	r3, #0
 800850e:	4682      	mov	sl, r0
 8008510:	468b      	mov	fp, r1
 8008512:	f7f8 fad9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008516:	2800      	cmp	r0, #0
 8008518:	d0c1      	beq.n	800849e <_strtod_l+0x8de>
 800851a:	e611      	b.n	8008140 <_strtod_l+0x580>
 800851c:	fffffc02 	.word	0xfffffc02
 8008520:	7ff00000 	.word	0x7ff00000
 8008524:	39500000 	.word	0x39500000
 8008528:	000fffff 	.word	0x000fffff
 800852c:	7fefffff 	.word	0x7fefffff
 8008530:	0800c340 	.word	0x0800c340
 8008534:	4631      	mov	r1, r6
 8008536:	4628      	mov	r0, r5
 8008538:	f002 f888 	bl	800a64c <__ratio>
 800853c:	ec59 8b10 	vmov	r8, r9, d0
 8008540:	ee10 0a10 	vmov	r0, s0
 8008544:	2200      	movs	r2, #0
 8008546:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800854a:	4649      	mov	r1, r9
 800854c:	f7f8 fad0 	bl	8000af0 <__aeabi_dcmple>
 8008550:	2800      	cmp	r0, #0
 8008552:	d07a      	beq.n	800864a <_strtod_l+0xa8a>
 8008554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008556:	2b00      	cmp	r3, #0
 8008558:	d04a      	beq.n	80085f0 <_strtod_l+0xa30>
 800855a:	4b95      	ldr	r3, [pc, #596]	; (80087b0 <_strtod_l+0xbf0>)
 800855c:	2200      	movs	r2, #0
 800855e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008562:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80087b0 <_strtod_l+0xbf0>
 8008566:	f04f 0800 	mov.w	r8, #0
 800856a:	4b92      	ldr	r3, [pc, #584]	; (80087b4 <_strtod_l+0xbf4>)
 800856c:	403b      	ands	r3, r7
 800856e:	930d      	str	r3, [sp, #52]	; 0x34
 8008570:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008572:	4b91      	ldr	r3, [pc, #580]	; (80087b8 <_strtod_l+0xbf8>)
 8008574:	429a      	cmp	r2, r3
 8008576:	f040 80b0 	bne.w	80086da <_strtod_l+0xb1a>
 800857a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800857e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008582:	ec4b ab10 	vmov	d0, sl, fp
 8008586:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800858a:	f001 ff87 	bl	800a49c <__ulp>
 800858e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008592:	ec53 2b10 	vmov	r2, r3, d0
 8008596:	f7f8 f82f 	bl	80005f8 <__aeabi_dmul>
 800859a:	4652      	mov	r2, sl
 800859c:	465b      	mov	r3, fp
 800859e:	f7f7 fe75 	bl	800028c <__adddf3>
 80085a2:	460b      	mov	r3, r1
 80085a4:	4983      	ldr	r1, [pc, #524]	; (80087b4 <_strtod_l+0xbf4>)
 80085a6:	4a85      	ldr	r2, [pc, #532]	; (80087bc <_strtod_l+0xbfc>)
 80085a8:	4019      	ands	r1, r3
 80085aa:	4291      	cmp	r1, r2
 80085ac:	4682      	mov	sl, r0
 80085ae:	d960      	bls.n	8008672 <_strtod_l+0xab2>
 80085b0:	ee18 3a90 	vmov	r3, s17
 80085b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d104      	bne.n	80085c6 <_strtod_l+0xa06>
 80085bc:	ee18 3a10 	vmov	r3, s16
 80085c0:	3301      	adds	r3, #1
 80085c2:	f43f ad45 	beq.w	8008050 <_strtod_l+0x490>
 80085c6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80087c8 <_strtod_l+0xc08>
 80085ca:	f04f 3aff 	mov.w	sl, #4294967295
 80085ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085d0:	4620      	mov	r0, r4
 80085d2:	f001 fc31 	bl	8009e38 <_Bfree>
 80085d6:	9905      	ldr	r1, [sp, #20]
 80085d8:	4620      	mov	r0, r4
 80085da:	f001 fc2d 	bl	8009e38 <_Bfree>
 80085de:	4631      	mov	r1, r6
 80085e0:	4620      	mov	r0, r4
 80085e2:	f001 fc29 	bl	8009e38 <_Bfree>
 80085e6:	4629      	mov	r1, r5
 80085e8:	4620      	mov	r0, r4
 80085ea:	f001 fc25 	bl	8009e38 <_Bfree>
 80085ee:	e61a      	b.n	8008226 <_strtod_l+0x666>
 80085f0:	f1ba 0f00 	cmp.w	sl, #0
 80085f4:	d11b      	bne.n	800862e <_strtod_l+0xa6e>
 80085f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085fa:	b9f3      	cbnz	r3, 800863a <_strtod_l+0xa7a>
 80085fc:	4b6c      	ldr	r3, [pc, #432]	; (80087b0 <_strtod_l+0xbf0>)
 80085fe:	2200      	movs	r2, #0
 8008600:	4640      	mov	r0, r8
 8008602:	4649      	mov	r1, r9
 8008604:	f7f8 fa6a 	bl	8000adc <__aeabi_dcmplt>
 8008608:	b9d0      	cbnz	r0, 8008640 <_strtod_l+0xa80>
 800860a:	4640      	mov	r0, r8
 800860c:	4649      	mov	r1, r9
 800860e:	4b6c      	ldr	r3, [pc, #432]	; (80087c0 <_strtod_l+0xc00>)
 8008610:	2200      	movs	r2, #0
 8008612:	f7f7 fff1 	bl	80005f8 <__aeabi_dmul>
 8008616:	4680      	mov	r8, r0
 8008618:	4689      	mov	r9, r1
 800861a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800861e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008622:	9315      	str	r3, [sp, #84]	; 0x54
 8008624:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008628:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800862c:	e79d      	b.n	800856a <_strtod_l+0x9aa>
 800862e:	f1ba 0f01 	cmp.w	sl, #1
 8008632:	d102      	bne.n	800863a <_strtod_l+0xa7a>
 8008634:	2f00      	cmp	r7, #0
 8008636:	f43f ad83 	beq.w	8008140 <_strtod_l+0x580>
 800863a:	4b62      	ldr	r3, [pc, #392]	; (80087c4 <_strtod_l+0xc04>)
 800863c:	2200      	movs	r2, #0
 800863e:	e78e      	b.n	800855e <_strtod_l+0x99e>
 8008640:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80087c0 <_strtod_l+0xc00>
 8008644:	f04f 0800 	mov.w	r8, #0
 8008648:	e7e7      	b.n	800861a <_strtod_l+0xa5a>
 800864a:	4b5d      	ldr	r3, [pc, #372]	; (80087c0 <_strtod_l+0xc00>)
 800864c:	4640      	mov	r0, r8
 800864e:	4649      	mov	r1, r9
 8008650:	2200      	movs	r2, #0
 8008652:	f7f7 ffd1 	bl	80005f8 <__aeabi_dmul>
 8008656:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008658:	4680      	mov	r8, r0
 800865a:	4689      	mov	r9, r1
 800865c:	b933      	cbnz	r3, 800866c <_strtod_l+0xaac>
 800865e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008662:	900e      	str	r0, [sp, #56]	; 0x38
 8008664:	930f      	str	r3, [sp, #60]	; 0x3c
 8008666:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800866a:	e7dd      	b.n	8008628 <_strtod_l+0xa68>
 800866c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008670:	e7f9      	b.n	8008666 <_strtod_l+0xaa6>
 8008672:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008676:	9b04      	ldr	r3, [sp, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1a8      	bne.n	80085ce <_strtod_l+0xa0e>
 800867c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008680:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008682:	0d1b      	lsrs	r3, r3, #20
 8008684:	051b      	lsls	r3, r3, #20
 8008686:	429a      	cmp	r2, r3
 8008688:	d1a1      	bne.n	80085ce <_strtod_l+0xa0e>
 800868a:	4640      	mov	r0, r8
 800868c:	4649      	mov	r1, r9
 800868e:	f7f8 fb13 	bl	8000cb8 <__aeabi_d2lz>
 8008692:	f7f7 ff83 	bl	800059c <__aeabi_l2d>
 8008696:	4602      	mov	r2, r0
 8008698:	460b      	mov	r3, r1
 800869a:	4640      	mov	r0, r8
 800869c:	4649      	mov	r1, r9
 800869e:	f7f7 fdf3 	bl	8000288 <__aeabi_dsub>
 80086a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80086a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086a8:	ea43 030a 	orr.w	r3, r3, sl
 80086ac:	4313      	orrs	r3, r2
 80086ae:	4680      	mov	r8, r0
 80086b0:	4689      	mov	r9, r1
 80086b2:	d055      	beq.n	8008760 <_strtod_l+0xba0>
 80086b4:	a336      	add	r3, pc, #216	; (adr r3, 8008790 <_strtod_l+0xbd0>)
 80086b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ba:	f7f8 fa0f 	bl	8000adc <__aeabi_dcmplt>
 80086be:	2800      	cmp	r0, #0
 80086c0:	f47f acd0 	bne.w	8008064 <_strtod_l+0x4a4>
 80086c4:	a334      	add	r3, pc, #208	; (adr r3, 8008798 <_strtod_l+0xbd8>)
 80086c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ca:	4640      	mov	r0, r8
 80086cc:	4649      	mov	r1, r9
 80086ce:	f7f8 fa23 	bl	8000b18 <__aeabi_dcmpgt>
 80086d2:	2800      	cmp	r0, #0
 80086d4:	f43f af7b 	beq.w	80085ce <_strtod_l+0xa0e>
 80086d8:	e4c4      	b.n	8008064 <_strtod_l+0x4a4>
 80086da:	9b04      	ldr	r3, [sp, #16]
 80086dc:	b333      	cbz	r3, 800872c <_strtod_l+0xb6c>
 80086de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086e0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80086e4:	d822      	bhi.n	800872c <_strtod_l+0xb6c>
 80086e6:	a32e      	add	r3, pc, #184	; (adr r3, 80087a0 <_strtod_l+0xbe0>)
 80086e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ec:	4640      	mov	r0, r8
 80086ee:	4649      	mov	r1, r9
 80086f0:	f7f8 f9fe 	bl	8000af0 <__aeabi_dcmple>
 80086f4:	b1a0      	cbz	r0, 8008720 <_strtod_l+0xb60>
 80086f6:	4649      	mov	r1, r9
 80086f8:	4640      	mov	r0, r8
 80086fa:	f7f8 fa55 	bl	8000ba8 <__aeabi_d2uiz>
 80086fe:	2801      	cmp	r0, #1
 8008700:	bf38      	it	cc
 8008702:	2001      	movcc	r0, #1
 8008704:	f7f7 fefe 	bl	8000504 <__aeabi_ui2d>
 8008708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800870a:	4680      	mov	r8, r0
 800870c:	4689      	mov	r9, r1
 800870e:	bb23      	cbnz	r3, 800875a <_strtod_l+0xb9a>
 8008710:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008714:	9010      	str	r0, [sp, #64]	; 0x40
 8008716:	9311      	str	r3, [sp, #68]	; 0x44
 8008718:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800871c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008722:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008724:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008728:	1a9b      	subs	r3, r3, r2
 800872a:	9309      	str	r3, [sp, #36]	; 0x24
 800872c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008730:	eeb0 0a48 	vmov.f32	s0, s16
 8008734:	eef0 0a68 	vmov.f32	s1, s17
 8008738:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800873c:	f001 feae 	bl	800a49c <__ulp>
 8008740:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008744:	ec53 2b10 	vmov	r2, r3, d0
 8008748:	f7f7 ff56 	bl	80005f8 <__aeabi_dmul>
 800874c:	ec53 2b18 	vmov	r2, r3, d8
 8008750:	f7f7 fd9c 	bl	800028c <__adddf3>
 8008754:	4682      	mov	sl, r0
 8008756:	468b      	mov	fp, r1
 8008758:	e78d      	b.n	8008676 <_strtod_l+0xab6>
 800875a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800875e:	e7db      	b.n	8008718 <_strtod_l+0xb58>
 8008760:	a311      	add	r3, pc, #68	; (adr r3, 80087a8 <_strtod_l+0xbe8>)
 8008762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008766:	f7f8 f9b9 	bl	8000adc <__aeabi_dcmplt>
 800876a:	e7b2      	b.n	80086d2 <_strtod_l+0xb12>
 800876c:	2300      	movs	r3, #0
 800876e:	930a      	str	r3, [sp, #40]	; 0x28
 8008770:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008772:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008774:	6013      	str	r3, [r2, #0]
 8008776:	f7ff ba6b 	b.w	8007c50 <_strtod_l+0x90>
 800877a:	2a65      	cmp	r2, #101	; 0x65
 800877c:	f43f ab5f 	beq.w	8007e3e <_strtod_l+0x27e>
 8008780:	2a45      	cmp	r2, #69	; 0x45
 8008782:	f43f ab5c 	beq.w	8007e3e <_strtod_l+0x27e>
 8008786:	2301      	movs	r3, #1
 8008788:	f7ff bb94 	b.w	8007eb4 <_strtod_l+0x2f4>
 800878c:	f3af 8000 	nop.w
 8008790:	94a03595 	.word	0x94a03595
 8008794:	3fdfffff 	.word	0x3fdfffff
 8008798:	35afe535 	.word	0x35afe535
 800879c:	3fe00000 	.word	0x3fe00000
 80087a0:	ffc00000 	.word	0xffc00000
 80087a4:	41dfffff 	.word	0x41dfffff
 80087a8:	94a03595 	.word	0x94a03595
 80087ac:	3fcfffff 	.word	0x3fcfffff
 80087b0:	3ff00000 	.word	0x3ff00000
 80087b4:	7ff00000 	.word	0x7ff00000
 80087b8:	7fe00000 	.word	0x7fe00000
 80087bc:	7c9fffff 	.word	0x7c9fffff
 80087c0:	3fe00000 	.word	0x3fe00000
 80087c4:	bff00000 	.word	0xbff00000
 80087c8:	7fefffff 	.word	0x7fefffff

080087cc <_strtod_r>:
 80087cc:	4b01      	ldr	r3, [pc, #4]	; (80087d4 <_strtod_r+0x8>)
 80087ce:	f7ff b9f7 	b.w	8007bc0 <_strtod_l>
 80087d2:	bf00      	nop
 80087d4:	20000104 	.word	0x20000104

080087d8 <_strtol_l.constprop.0>:
 80087d8:	2b01      	cmp	r3, #1
 80087da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087de:	d001      	beq.n	80087e4 <_strtol_l.constprop.0+0xc>
 80087e0:	2b24      	cmp	r3, #36	; 0x24
 80087e2:	d906      	bls.n	80087f2 <_strtol_l.constprop.0+0x1a>
 80087e4:	f7fe fa96 	bl	8006d14 <__errno>
 80087e8:	2316      	movs	r3, #22
 80087ea:	6003      	str	r3, [r0, #0]
 80087ec:	2000      	movs	r0, #0
 80087ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087f2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80088d8 <_strtol_l.constprop.0+0x100>
 80087f6:	460d      	mov	r5, r1
 80087f8:	462e      	mov	r6, r5
 80087fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087fe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008802:	f017 0708 	ands.w	r7, r7, #8
 8008806:	d1f7      	bne.n	80087f8 <_strtol_l.constprop.0+0x20>
 8008808:	2c2d      	cmp	r4, #45	; 0x2d
 800880a:	d132      	bne.n	8008872 <_strtol_l.constprop.0+0x9a>
 800880c:	782c      	ldrb	r4, [r5, #0]
 800880e:	2701      	movs	r7, #1
 8008810:	1cb5      	adds	r5, r6, #2
 8008812:	2b00      	cmp	r3, #0
 8008814:	d05b      	beq.n	80088ce <_strtol_l.constprop.0+0xf6>
 8008816:	2b10      	cmp	r3, #16
 8008818:	d109      	bne.n	800882e <_strtol_l.constprop.0+0x56>
 800881a:	2c30      	cmp	r4, #48	; 0x30
 800881c:	d107      	bne.n	800882e <_strtol_l.constprop.0+0x56>
 800881e:	782c      	ldrb	r4, [r5, #0]
 8008820:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008824:	2c58      	cmp	r4, #88	; 0x58
 8008826:	d14d      	bne.n	80088c4 <_strtol_l.constprop.0+0xec>
 8008828:	786c      	ldrb	r4, [r5, #1]
 800882a:	2310      	movs	r3, #16
 800882c:	3502      	adds	r5, #2
 800882e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008832:	f108 38ff 	add.w	r8, r8, #4294967295
 8008836:	f04f 0c00 	mov.w	ip, #0
 800883a:	fbb8 f9f3 	udiv	r9, r8, r3
 800883e:	4666      	mov	r6, ip
 8008840:	fb03 8a19 	mls	sl, r3, r9, r8
 8008844:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008848:	f1be 0f09 	cmp.w	lr, #9
 800884c:	d816      	bhi.n	800887c <_strtol_l.constprop.0+0xa4>
 800884e:	4674      	mov	r4, lr
 8008850:	42a3      	cmp	r3, r4
 8008852:	dd24      	ble.n	800889e <_strtol_l.constprop.0+0xc6>
 8008854:	f1bc 0f00 	cmp.w	ip, #0
 8008858:	db1e      	blt.n	8008898 <_strtol_l.constprop.0+0xc0>
 800885a:	45b1      	cmp	r9, r6
 800885c:	d31c      	bcc.n	8008898 <_strtol_l.constprop.0+0xc0>
 800885e:	d101      	bne.n	8008864 <_strtol_l.constprop.0+0x8c>
 8008860:	45a2      	cmp	sl, r4
 8008862:	db19      	blt.n	8008898 <_strtol_l.constprop.0+0xc0>
 8008864:	fb06 4603 	mla	r6, r6, r3, r4
 8008868:	f04f 0c01 	mov.w	ip, #1
 800886c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008870:	e7e8      	b.n	8008844 <_strtol_l.constprop.0+0x6c>
 8008872:	2c2b      	cmp	r4, #43	; 0x2b
 8008874:	bf04      	itt	eq
 8008876:	782c      	ldrbeq	r4, [r5, #0]
 8008878:	1cb5      	addeq	r5, r6, #2
 800887a:	e7ca      	b.n	8008812 <_strtol_l.constprop.0+0x3a>
 800887c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008880:	f1be 0f19 	cmp.w	lr, #25
 8008884:	d801      	bhi.n	800888a <_strtol_l.constprop.0+0xb2>
 8008886:	3c37      	subs	r4, #55	; 0x37
 8008888:	e7e2      	b.n	8008850 <_strtol_l.constprop.0+0x78>
 800888a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800888e:	f1be 0f19 	cmp.w	lr, #25
 8008892:	d804      	bhi.n	800889e <_strtol_l.constprop.0+0xc6>
 8008894:	3c57      	subs	r4, #87	; 0x57
 8008896:	e7db      	b.n	8008850 <_strtol_l.constprop.0+0x78>
 8008898:	f04f 3cff 	mov.w	ip, #4294967295
 800889c:	e7e6      	b.n	800886c <_strtol_l.constprop.0+0x94>
 800889e:	f1bc 0f00 	cmp.w	ip, #0
 80088a2:	da05      	bge.n	80088b0 <_strtol_l.constprop.0+0xd8>
 80088a4:	2322      	movs	r3, #34	; 0x22
 80088a6:	6003      	str	r3, [r0, #0]
 80088a8:	4646      	mov	r6, r8
 80088aa:	b942      	cbnz	r2, 80088be <_strtol_l.constprop.0+0xe6>
 80088ac:	4630      	mov	r0, r6
 80088ae:	e79e      	b.n	80087ee <_strtol_l.constprop.0+0x16>
 80088b0:	b107      	cbz	r7, 80088b4 <_strtol_l.constprop.0+0xdc>
 80088b2:	4276      	negs	r6, r6
 80088b4:	2a00      	cmp	r2, #0
 80088b6:	d0f9      	beq.n	80088ac <_strtol_l.constprop.0+0xd4>
 80088b8:	f1bc 0f00 	cmp.w	ip, #0
 80088bc:	d000      	beq.n	80088c0 <_strtol_l.constprop.0+0xe8>
 80088be:	1e69      	subs	r1, r5, #1
 80088c0:	6011      	str	r1, [r2, #0]
 80088c2:	e7f3      	b.n	80088ac <_strtol_l.constprop.0+0xd4>
 80088c4:	2430      	movs	r4, #48	; 0x30
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1b1      	bne.n	800882e <_strtol_l.constprop.0+0x56>
 80088ca:	2308      	movs	r3, #8
 80088cc:	e7af      	b.n	800882e <_strtol_l.constprop.0+0x56>
 80088ce:	2c30      	cmp	r4, #48	; 0x30
 80088d0:	d0a5      	beq.n	800881e <_strtol_l.constprop.0+0x46>
 80088d2:	230a      	movs	r3, #10
 80088d4:	e7ab      	b.n	800882e <_strtol_l.constprop.0+0x56>
 80088d6:	bf00      	nop
 80088d8:	0800c3a5 	.word	0x0800c3a5

080088dc <_strtol_r>:
 80088dc:	f7ff bf7c 	b.w	80087d8 <_strtol_l.constprop.0>

080088e0 <_write_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4d07      	ldr	r5, [pc, #28]	; (8008900 <_write_r+0x20>)
 80088e4:	4604      	mov	r4, r0
 80088e6:	4608      	mov	r0, r1
 80088e8:	4611      	mov	r1, r2
 80088ea:	2200      	movs	r2, #0
 80088ec:	602a      	str	r2, [r5, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f7f9 fed7 	bl	80026a2 <_write>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_write_r+0x1e>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_write_r+0x1e>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	20000a58 	.word	0x20000a58

08008904 <__assert_func>:
 8008904:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008906:	4614      	mov	r4, r2
 8008908:	461a      	mov	r2, r3
 800890a:	4b09      	ldr	r3, [pc, #36]	; (8008930 <__assert_func+0x2c>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4605      	mov	r5, r0
 8008910:	68d8      	ldr	r0, [r3, #12]
 8008912:	b14c      	cbz	r4, 8008928 <__assert_func+0x24>
 8008914:	4b07      	ldr	r3, [pc, #28]	; (8008934 <__assert_func+0x30>)
 8008916:	9100      	str	r1, [sp, #0]
 8008918:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800891c:	4906      	ldr	r1, [pc, #24]	; (8008938 <__assert_func+0x34>)
 800891e:	462b      	mov	r3, r5
 8008920:	f000 fe98 	bl	8009654 <fiprintf>
 8008924:	f002 fbc2 	bl	800b0ac <abort>
 8008928:	4b04      	ldr	r3, [pc, #16]	; (800893c <__assert_func+0x38>)
 800892a:	461c      	mov	r4, r3
 800892c:	e7f3      	b.n	8008916 <__assert_func+0x12>
 800892e:	bf00      	nop
 8008930:	2000009c 	.word	0x2000009c
 8008934:	0800c368 	.word	0x0800c368
 8008938:	0800c375 	.word	0x0800c375
 800893c:	0800c3a3 	.word	0x0800c3a3

08008940 <_close_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4d06      	ldr	r5, [pc, #24]	; (800895c <_close_r+0x1c>)
 8008944:	2300      	movs	r3, #0
 8008946:	4604      	mov	r4, r0
 8008948:	4608      	mov	r0, r1
 800894a:	602b      	str	r3, [r5, #0]
 800894c:	f7f9 fec5 	bl	80026da <_close>
 8008950:	1c43      	adds	r3, r0, #1
 8008952:	d102      	bne.n	800895a <_close_r+0x1a>
 8008954:	682b      	ldr	r3, [r5, #0]
 8008956:	b103      	cbz	r3, 800895a <_close_r+0x1a>
 8008958:	6023      	str	r3, [r4, #0]
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	20000a58 	.word	0x20000a58

08008960 <quorem>:
 8008960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008964:	6903      	ldr	r3, [r0, #16]
 8008966:	690c      	ldr	r4, [r1, #16]
 8008968:	42a3      	cmp	r3, r4
 800896a:	4607      	mov	r7, r0
 800896c:	f2c0 8081 	blt.w	8008a72 <quorem+0x112>
 8008970:	3c01      	subs	r4, #1
 8008972:	f101 0814 	add.w	r8, r1, #20
 8008976:	f100 0514 	add.w	r5, r0, #20
 800897a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800897e:	9301      	str	r3, [sp, #4]
 8008980:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008984:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008988:	3301      	adds	r3, #1
 800898a:	429a      	cmp	r2, r3
 800898c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008990:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008994:	fbb2 f6f3 	udiv	r6, r2, r3
 8008998:	d331      	bcc.n	80089fe <quorem+0x9e>
 800899a:	f04f 0e00 	mov.w	lr, #0
 800899e:	4640      	mov	r0, r8
 80089a0:	46ac      	mov	ip, r5
 80089a2:	46f2      	mov	sl, lr
 80089a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80089a8:	b293      	uxth	r3, r2
 80089aa:	fb06 e303 	mla	r3, r6, r3, lr
 80089ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	ebaa 0303 	sub.w	r3, sl, r3
 80089b8:	f8dc a000 	ldr.w	sl, [ip]
 80089bc:	0c12      	lsrs	r2, r2, #16
 80089be:	fa13 f38a 	uxtah	r3, r3, sl
 80089c2:	fb06 e202 	mla	r2, r6, r2, lr
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	9b00      	ldr	r3, [sp, #0]
 80089ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089ce:	b292      	uxth	r2, r2
 80089d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80089d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089d8:	f8bd 3000 	ldrh.w	r3, [sp]
 80089dc:	4581      	cmp	r9, r0
 80089de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089e2:	f84c 3b04 	str.w	r3, [ip], #4
 80089e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80089ea:	d2db      	bcs.n	80089a4 <quorem+0x44>
 80089ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80089f0:	b92b      	cbnz	r3, 80089fe <quorem+0x9e>
 80089f2:	9b01      	ldr	r3, [sp, #4]
 80089f4:	3b04      	subs	r3, #4
 80089f6:	429d      	cmp	r5, r3
 80089f8:	461a      	mov	r2, r3
 80089fa:	d32e      	bcc.n	8008a5a <quorem+0xfa>
 80089fc:	613c      	str	r4, [r7, #16]
 80089fe:	4638      	mov	r0, r7
 8008a00:	f001 fca6 	bl	800a350 <__mcmp>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	db24      	blt.n	8008a52 <quorem+0xf2>
 8008a08:	3601      	adds	r6, #1
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f04f 0c00 	mov.w	ip, #0
 8008a10:	f858 2b04 	ldr.w	r2, [r8], #4
 8008a14:	f8d0 e000 	ldr.w	lr, [r0]
 8008a18:	b293      	uxth	r3, r2
 8008a1a:	ebac 0303 	sub.w	r3, ip, r3
 8008a1e:	0c12      	lsrs	r2, r2, #16
 8008a20:	fa13 f38e 	uxtah	r3, r3, lr
 8008a24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008a28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a32:	45c1      	cmp	r9, r8
 8008a34:	f840 3b04 	str.w	r3, [r0], #4
 8008a38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008a3c:	d2e8      	bcs.n	8008a10 <quorem+0xb0>
 8008a3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a46:	b922      	cbnz	r2, 8008a52 <quorem+0xf2>
 8008a48:	3b04      	subs	r3, #4
 8008a4a:	429d      	cmp	r5, r3
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	d30a      	bcc.n	8008a66 <quorem+0x106>
 8008a50:	613c      	str	r4, [r7, #16]
 8008a52:	4630      	mov	r0, r6
 8008a54:	b003      	add	sp, #12
 8008a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5a:	6812      	ldr	r2, [r2, #0]
 8008a5c:	3b04      	subs	r3, #4
 8008a5e:	2a00      	cmp	r2, #0
 8008a60:	d1cc      	bne.n	80089fc <quorem+0x9c>
 8008a62:	3c01      	subs	r4, #1
 8008a64:	e7c7      	b.n	80089f6 <quorem+0x96>
 8008a66:	6812      	ldr	r2, [r2, #0]
 8008a68:	3b04      	subs	r3, #4
 8008a6a:	2a00      	cmp	r2, #0
 8008a6c:	d1f0      	bne.n	8008a50 <quorem+0xf0>
 8008a6e:	3c01      	subs	r4, #1
 8008a70:	e7eb      	b.n	8008a4a <quorem+0xea>
 8008a72:	2000      	movs	r0, #0
 8008a74:	e7ee      	b.n	8008a54 <quorem+0xf4>
	...

08008a78 <_dtoa_r>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	ed2d 8b04 	vpush	{d8-d9}
 8008a80:	ec57 6b10 	vmov	r6, r7, d0
 8008a84:	b093      	sub	sp, #76	; 0x4c
 8008a86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a8c:	9106      	str	r1, [sp, #24]
 8008a8e:	ee10 aa10 	vmov	sl, s0
 8008a92:	4604      	mov	r4, r0
 8008a94:	9209      	str	r2, [sp, #36]	; 0x24
 8008a96:	930c      	str	r3, [sp, #48]	; 0x30
 8008a98:	46bb      	mov	fp, r7
 8008a9a:	b975      	cbnz	r5, 8008aba <_dtoa_r+0x42>
 8008a9c:	2010      	movs	r0, #16
 8008a9e:	f001 f971 	bl	8009d84 <malloc>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	6260      	str	r0, [r4, #36]	; 0x24
 8008aa6:	b920      	cbnz	r0, 8008ab2 <_dtoa_r+0x3a>
 8008aa8:	4ba7      	ldr	r3, [pc, #668]	; (8008d48 <_dtoa_r+0x2d0>)
 8008aaa:	21ea      	movs	r1, #234	; 0xea
 8008aac:	48a7      	ldr	r0, [pc, #668]	; (8008d4c <_dtoa_r+0x2d4>)
 8008aae:	f7ff ff29 	bl	8008904 <__assert_func>
 8008ab2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008ab6:	6005      	str	r5, [r0, #0]
 8008ab8:	60c5      	str	r5, [r0, #12]
 8008aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008abc:	6819      	ldr	r1, [r3, #0]
 8008abe:	b151      	cbz	r1, 8008ad6 <_dtoa_r+0x5e>
 8008ac0:	685a      	ldr	r2, [r3, #4]
 8008ac2:	604a      	str	r2, [r1, #4]
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	4093      	lsls	r3, r2
 8008ac8:	608b      	str	r3, [r1, #8]
 8008aca:	4620      	mov	r0, r4
 8008acc:	f001 f9b4 	bl	8009e38 <_Bfree>
 8008ad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	601a      	str	r2, [r3, #0]
 8008ad6:	1e3b      	subs	r3, r7, #0
 8008ad8:	bfaa      	itet	ge
 8008ada:	2300      	movge	r3, #0
 8008adc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008ae0:	f8c8 3000 	strge.w	r3, [r8]
 8008ae4:	4b9a      	ldr	r3, [pc, #616]	; (8008d50 <_dtoa_r+0x2d8>)
 8008ae6:	bfbc      	itt	lt
 8008ae8:	2201      	movlt	r2, #1
 8008aea:	f8c8 2000 	strlt.w	r2, [r8]
 8008aee:	ea33 030b 	bics.w	r3, r3, fp
 8008af2:	d11b      	bne.n	8008b2c <_dtoa_r+0xb4>
 8008af4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008af6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008afa:	6013      	str	r3, [r2, #0]
 8008afc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b00:	4333      	orrs	r3, r6
 8008b02:	f000 8592 	beq.w	800962a <_dtoa_r+0xbb2>
 8008b06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b08:	b963      	cbnz	r3, 8008b24 <_dtoa_r+0xac>
 8008b0a:	4b92      	ldr	r3, [pc, #584]	; (8008d54 <_dtoa_r+0x2dc>)
 8008b0c:	e022      	b.n	8008b54 <_dtoa_r+0xdc>
 8008b0e:	4b92      	ldr	r3, [pc, #584]	; (8008d58 <_dtoa_r+0x2e0>)
 8008b10:	9301      	str	r3, [sp, #4]
 8008b12:	3308      	adds	r3, #8
 8008b14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008b16:	6013      	str	r3, [r2, #0]
 8008b18:	9801      	ldr	r0, [sp, #4]
 8008b1a:	b013      	add	sp, #76	; 0x4c
 8008b1c:	ecbd 8b04 	vpop	{d8-d9}
 8008b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b24:	4b8b      	ldr	r3, [pc, #556]	; (8008d54 <_dtoa_r+0x2dc>)
 8008b26:	9301      	str	r3, [sp, #4]
 8008b28:	3303      	adds	r3, #3
 8008b2a:	e7f3      	b.n	8008b14 <_dtoa_r+0x9c>
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	2300      	movs	r3, #0
 8008b30:	4650      	mov	r0, sl
 8008b32:	4659      	mov	r1, fp
 8008b34:	f7f7 ffc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b38:	ec4b ab19 	vmov	d9, sl, fp
 8008b3c:	4680      	mov	r8, r0
 8008b3e:	b158      	cbz	r0, 8008b58 <_dtoa_r+0xe0>
 8008b40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b42:	2301      	movs	r3, #1
 8008b44:	6013      	str	r3, [r2, #0]
 8008b46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 856b 	beq.w	8009624 <_dtoa_r+0xbac>
 8008b4e:	4883      	ldr	r0, [pc, #524]	; (8008d5c <_dtoa_r+0x2e4>)
 8008b50:	6018      	str	r0, [r3, #0]
 8008b52:	1e43      	subs	r3, r0, #1
 8008b54:	9301      	str	r3, [sp, #4]
 8008b56:	e7df      	b.n	8008b18 <_dtoa_r+0xa0>
 8008b58:	ec4b ab10 	vmov	d0, sl, fp
 8008b5c:	aa10      	add	r2, sp, #64	; 0x40
 8008b5e:	a911      	add	r1, sp, #68	; 0x44
 8008b60:	4620      	mov	r0, r4
 8008b62:	f001 fd17 	bl	800a594 <__d2b>
 8008b66:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008b6a:	ee08 0a10 	vmov	s16, r0
 8008b6e:	2d00      	cmp	r5, #0
 8008b70:	f000 8084 	beq.w	8008c7c <_dtoa_r+0x204>
 8008b74:	ee19 3a90 	vmov	r3, s19
 8008b78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b7c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008b80:	4656      	mov	r6, sl
 8008b82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008b86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b8a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008b8e:	4b74      	ldr	r3, [pc, #464]	; (8008d60 <_dtoa_r+0x2e8>)
 8008b90:	2200      	movs	r2, #0
 8008b92:	4630      	mov	r0, r6
 8008b94:	4639      	mov	r1, r7
 8008b96:	f7f7 fb77 	bl	8000288 <__aeabi_dsub>
 8008b9a:	a365      	add	r3, pc, #404	; (adr r3, 8008d30 <_dtoa_r+0x2b8>)
 8008b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba0:	f7f7 fd2a 	bl	80005f8 <__aeabi_dmul>
 8008ba4:	a364      	add	r3, pc, #400	; (adr r3, 8008d38 <_dtoa_r+0x2c0>)
 8008ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008baa:	f7f7 fb6f 	bl	800028c <__adddf3>
 8008bae:	4606      	mov	r6, r0
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	460f      	mov	r7, r1
 8008bb4:	f7f7 fcb6 	bl	8000524 <__aeabi_i2d>
 8008bb8:	a361      	add	r3, pc, #388	; (adr r3, 8008d40 <_dtoa_r+0x2c8>)
 8008bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbe:	f7f7 fd1b 	bl	80005f8 <__aeabi_dmul>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	4630      	mov	r0, r6
 8008bc8:	4639      	mov	r1, r7
 8008bca:	f7f7 fb5f 	bl	800028c <__adddf3>
 8008bce:	4606      	mov	r6, r0
 8008bd0:	460f      	mov	r7, r1
 8008bd2:	f7f7 ffc1 	bl	8000b58 <__aeabi_d2iz>
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	9000      	str	r0, [sp, #0]
 8008bda:	2300      	movs	r3, #0
 8008bdc:	4630      	mov	r0, r6
 8008bde:	4639      	mov	r1, r7
 8008be0:	f7f7 ff7c 	bl	8000adc <__aeabi_dcmplt>
 8008be4:	b150      	cbz	r0, 8008bfc <_dtoa_r+0x184>
 8008be6:	9800      	ldr	r0, [sp, #0]
 8008be8:	f7f7 fc9c 	bl	8000524 <__aeabi_i2d>
 8008bec:	4632      	mov	r2, r6
 8008bee:	463b      	mov	r3, r7
 8008bf0:	f7f7 ff6a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bf4:	b910      	cbnz	r0, 8008bfc <_dtoa_r+0x184>
 8008bf6:	9b00      	ldr	r3, [sp, #0]
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	9300      	str	r3, [sp, #0]
 8008bfc:	9b00      	ldr	r3, [sp, #0]
 8008bfe:	2b16      	cmp	r3, #22
 8008c00:	d85a      	bhi.n	8008cb8 <_dtoa_r+0x240>
 8008c02:	9a00      	ldr	r2, [sp, #0]
 8008c04:	4b57      	ldr	r3, [pc, #348]	; (8008d64 <_dtoa_r+0x2ec>)
 8008c06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0e:	ec51 0b19 	vmov	r0, r1, d9
 8008c12:	f7f7 ff63 	bl	8000adc <__aeabi_dcmplt>
 8008c16:	2800      	cmp	r0, #0
 8008c18:	d050      	beq.n	8008cbc <_dtoa_r+0x244>
 8008c1a:	9b00      	ldr	r3, [sp, #0]
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	2300      	movs	r3, #0
 8008c22:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c26:	1b5d      	subs	r5, r3, r5
 8008c28:	1e6b      	subs	r3, r5, #1
 8008c2a:	9305      	str	r3, [sp, #20]
 8008c2c:	bf45      	ittet	mi
 8008c2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008c32:	9304      	strmi	r3, [sp, #16]
 8008c34:	2300      	movpl	r3, #0
 8008c36:	2300      	movmi	r3, #0
 8008c38:	bf4c      	ite	mi
 8008c3a:	9305      	strmi	r3, [sp, #20]
 8008c3c:	9304      	strpl	r3, [sp, #16]
 8008c3e:	9b00      	ldr	r3, [sp, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	db3d      	blt.n	8008cc0 <_dtoa_r+0x248>
 8008c44:	9b05      	ldr	r3, [sp, #20]
 8008c46:	9a00      	ldr	r2, [sp, #0]
 8008c48:	920a      	str	r2, [sp, #40]	; 0x28
 8008c4a:	4413      	add	r3, r2
 8008c4c:	9305      	str	r3, [sp, #20]
 8008c4e:	2300      	movs	r3, #0
 8008c50:	9307      	str	r3, [sp, #28]
 8008c52:	9b06      	ldr	r3, [sp, #24]
 8008c54:	2b09      	cmp	r3, #9
 8008c56:	f200 8089 	bhi.w	8008d6c <_dtoa_r+0x2f4>
 8008c5a:	2b05      	cmp	r3, #5
 8008c5c:	bfc4      	itt	gt
 8008c5e:	3b04      	subgt	r3, #4
 8008c60:	9306      	strgt	r3, [sp, #24]
 8008c62:	9b06      	ldr	r3, [sp, #24]
 8008c64:	f1a3 0302 	sub.w	r3, r3, #2
 8008c68:	bfcc      	ite	gt
 8008c6a:	2500      	movgt	r5, #0
 8008c6c:	2501      	movle	r5, #1
 8008c6e:	2b03      	cmp	r3, #3
 8008c70:	f200 8087 	bhi.w	8008d82 <_dtoa_r+0x30a>
 8008c74:	e8df f003 	tbb	[pc, r3]
 8008c78:	59383a2d 	.word	0x59383a2d
 8008c7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008c80:	441d      	add	r5, r3
 8008c82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c86:	2b20      	cmp	r3, #32
 8008c88:	bfc1      	itttt	gt
 8008c8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008c92:	fa0b f303 	lslgt.w	r3, fp, r3
 8008c96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008c9a:	bfda      	itte	le
 8008c9c:	f1c3 0320 	rsble	r3, r3, #32
 8008ca0:	fa06 f003 	lslle.w	r0, r6, r3
 8008ca4:	4318      	orrgt	r0, r3
 8008ca6:	f7f7 fc2d 	bl	8000504 <__aeabi_ui2d>
 8008caa:	2301      	movs	r3, #1
 8008cac:	4606      	mov	r6, r0
 8008cae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008cb2:	3d01      	subs	r5, #1
 8008cb4:	930e      	str	r3, [sp, #56]	; 0x38
 8008cb6:	e76a      	b.n	8008b8e <_dtoa_r+0x116>
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e7b2      	b.n	8008c22 <_dtoa_r+0x1aa>
 8008cbc:	900b      	str	r0, [sp, #44]	; 0x2c
 8008cbe:	e7b1      	b.n	8008c24 <_dtoa_r+0x1ac>
 8008cc0:	9b04      	ldr	r3, [sp, #16]
 8008cc2:	9a00      	ldr	r2, [sp, #0]
 8008cc4:	1a9b      	subs	r3, r3, r2
 8008cc6:	9304      	str	r3, [sp, #16]
 8008cc8:	4253      	negs	r3, r2
 8008cca:	9307      	str	r3, [sp, #28]
 8008ccc:	2300      	movs	r3, #0
 8008cce:	930a      	str	r3, [sp, #40]	; 0x28
 8008cd0:	e7bf      	b.n	8008c52 <_dtoa_r+0x1da>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	9308      	str	r3, [sp, #32]
 8008cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	dc55      	bgt.n	8008d88 <_dtoa_r+0x310>
 8008cdc:	2301      	movs	r3, #1
 8008cde:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	9209      	str	r2, [sp, #36]	; 0x24
 8008ce6:	e00c      	b.n	8008d02 <_dtoa_r+0x28a>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e7f3      	b.n	8008cd4 <_dtoa_r+0x25c>
 8008cec:	2300      	movs	r3, #0
 8008cee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cf0:	9308      	str	r3, [sp, #32]
 8008cf2:	9b00      	ldr	r3, [sp, #0]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	9302      	str	r3, [sp, #8]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	9303      	str	r3, [sp, #12]
 8008cfe:	bfb8      	it	lt
 8008d00:	2301      	movlt	r3, #1
 8008d02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008d04:	2200      	movs	r2, #0
 8008d06:	6042      	str	r2, [r0, #4]
 8008d08:	2204      	movs	r2, #4
 8008d0a:	f102 0614 	add.w	r6, r2, #20
 8008d0e:	429e      	cmp	r6, r3
 8008d10:	6841      	ldr	r1, [r0, #4]
 8008d12:	d93d      	bls.n	8008d90 <_dtoa_r+0x318>
 8008d14:	4620      	mov	r0, r4
 8008d16:	f001 f84f 	bl	8009db8 <_Balloc>
 8008d1a:	9001      	str	r0, [sp, #4]
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	d13b      	bne.n	8008d98 <_dtoa_r+0x320>
 8008d20:	4b11      	ldr	r3, [pc, #68]	; (8008d68 <_dtoa_r+0x2f0>)
 8008d22:	4602      	mov	r2, r0
 8008d24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d28:	e6c0      	b.n	8008aac <_dtoa_r+0x34>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e7df      	b.n	8008cee <_dtoa_r+0x276>
 8008d2e:	bf00      	nop
 8008d30:	636f4361 	.word	0x636f4361
 8008d34:	3fd287a7 	.word	0x3fd287a7
 8008d38:	8b60c8b3 	.word	0x8b60c8b3
 8008d3c:	3fc68a28 	.word	0x3fc68a28
 8008d40:	509f79fb 	.word	0x509f79fb
 8008d44:	3fd34413 	.word	0x3fd34413
 8008d48:	0800c4b2 	.word	0x0800c4b2
 8008d4c:	0800c4c9 	.word	0x0800c4c9
 8008d50:	7ff00000 	.word	0x7ff00000
 8008d54:	0800c4ae 	.word	0x0800c4ae
 8008d58:	0800c4a5 	.word	0x0800c4a5
 8008d5c:	0800c2ed 	.word	0x0800c2ed
 8008d60:	3ff80000 	.word	0x3ff80000
 8008d64:	0800c638 	.word	0x0800c638
 8008d68:	0800c524 	.word	0x0800c524
 8008d6c:	2501      	movs	r5, #1
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9306      	str	r3, [sp, #24]
 8008d72:	9508      	str	r5, [sp, #32]
 8008d74:	f04f 33ff 	mov.w	r3, #4294967295
 8008d78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	2312      	movs	r3, #18
 8008d80:	e7b0      	b.n	8008ce4 <_dtoa_r+0x26c>
 8008d82:	2301      	movs	r3, #1
 8008d84:	9308      	str	r3, [sp, #32]
 8008d86:	e7f5      	b.n	8008d74 <_dtoa_r+0x2fc>
 8008d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008d8e:	e7b8      	b.n	8008d02 <_dtoa_r+0x28a>
 8008d90:	3101      	adds	r1, #1
 8008d92:	6041      	str	r1, [r0, #4]
 8008d94:	0052      	lsls	r2, r2, #1
 8008d96:	e7b8      	b.n	8008d0a <_dtoa_r+0x292>
 8008d98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d9a:	9a01      	ldr	r2, [sp, #4]
 8008d9c:	601a      	str	r2, [r3, #0]
 8008d9e:	9b03      	ldr	r3, [sp, #12]
 8008da0:	2b0e      	cmp	r3, #14
 8008da2:	f200 809d 	bhi.w	8008ee0 <_dtoa_r+0x468>
 8008da6:	2d00      	cmp	r5, #0
 8008da8:	f000 809a 	beq.w	8008ee0 <_dtoa_r+0x468>
 8008dac:	9b00      	ldr	r3, [sp, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	dd32      	ble.n	8008e18 <_dtoa_r+0x3a0>
 8008db2:	4ab7      	ldr	r2, [pc, #732]	; (8009090 <_dtoa_r+0x618>)
 8008db4:	f003 030f 	and.w	r3, r3, #15
 8008db8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008dbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008dc0:	9b00      	ldr	r3, [sp, #0]
 8008dc2:	05d8      	lsls	r0, r3, #23
 8008dc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008dc8:	d516      	bpl.n	8008df8 <_dtoa_r+0x380>
 8008dca:	4bb2      	ldr	r3, [pc, #712]	; (8009094 <_dtoa_r+0x61c>)
 8008dcc:	ec51 0b19 	vmov	r0, r1, d9
 8008dd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008dd4:	f7f7 fd3a 	bl	800084c <__aeabi_ddiv>
 8008dd8:	f007 070f 	and.w	r7, r7, #15
 8008ddc:	4682      	mov	sl, r0
 8008dde:	468b      	mov	fp, r1
 8008de0:	2503      	movs	r5, #3
 8008de2:	4eac      	ldr	r6, [pc, #688]	; (8009094 <_dtoa_r+0x61c>)
 8008de4:	b957      	cbnz	r7, 8008dfc <_dtoa_r+0x384>
 8008de6:	4642      	mov	r2, r8
 8008de8:	464b      	mov	r3, r9
 8008dea:	4650      	mov	r0, sl
 8008dec:	4659      	mov	r1, fp
 8008dee:	f7f7 fd2d 	bl	800084c <__aeabi_ddiv>
 8008df2:	4682      	mov	sl, r0
 8008df4:	468b      	mov	fp, r1
 8008df6:	e028      	b.n	8008e4a <_dtoa_r+0x3d2>
 8008df8:	2502      	movs	r5, #2
 8008dfa:	e7f2      	b.n	8008de2 <_dtoa_r+0x36a>
 8008dfc:	07f9      	lsls	r1, r7, #31
 8008dfe:	d508      	bpl.n	8008e12 <_dtoa_r+0x39a>
 8008e00:	4640      	mov	r0, r8
 8008e02:	4649      	mov	r1, r9
 8008e04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e08:	f7f7 fbf6 	bl	80005f8 <__aeabi_dmul>
 8008e0c:	3501      	adds	r5, #1
 8008e0e:	4680      	mov	r8, r0
 8008e10:	4689      	mov	r9, r1
 8008e12:	107f      	asrs	r7, r7, #1
 8008e14:	3608      	adds	r6, #8
 8008e16:	e7e5      	b.n	8008de4 <_dtoa_r+0x36c>
 8008e18:	f000 809b 	beq.w	8008f52 <_dtoa_r+0x4da>
 8008e1c:	9b00      	ldr	r3, [sp, #0]
 8008e1e:	4f9d      	ldr	r7, [pc, #628]	; (8009094 <_dtoa_r+0x61c>)
 8008e20:	425e      	negs	r6, r3
 8008e22:	4b9b      	ldr	r3, [pc, #620]	; (8009090 <_dtoa_r+0x618>)
 8008e24:	f006 020f 	and.w	r2, r6, #15
 8008e28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e30:	ec51 0b19 	vmov	r0, r1, d9
 8008e34:	f7f7 fbe0 	bl	80005f8 <__aeabi_dmul>
 8008e38:	1136      	asrs	r6, r6, #4
 8008e3a:	4682      	mov	sl, r0
 8008e3c:	468b      	mov	fp, r1
 8008e3e:	2300      	movs	r3, #0
 8008e40:	2502      	movs	r5, #2
 8008e42:	2e00      	cmp	r6, #0
 8008e44:	d17a      	bne.n	8008f3c <_dtoa_r+0x4c4>
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d1d3      	bne.n	8008df2 <_dtoa_r+0x37a>
 8008e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f000 8082 	beq.w	8008f56 <_dtoa_r+0x4de>
 8008e52:	4b91      	ldr	r3, [pc, #580]	; (8009098 <_dtoa_r+0x620>)
 8008e54:	2200      	movs	r2, #0
 8008e56:	4650      	mov	r0, sl
 8008e58:	4659      	mov	r1, fp
 8008e5a:	f7f7 fe3f 	bl	8000adc <__aeabi_dcmplt>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	d079      	beq.n	8008f56 <_dtoa_r+0x4de>
 8008e62:	9b03      	ldr	r3, [sp, #12]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d076      	beq.n	8008f56 <_dtoa_r+0x4de>
 8008e68:	9b02      	ldr	r3, [sp, #8]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	dd36      	ble.n	8008edc <_dtoa_r+0x464>
 8008e6e:	9b00      	ldr	r3, [sp, #0]
 8008e70:	4650      	mov	r0, sl
 8008e72:	4659      	mov	r1, fp
 8008e74:	1e5f      	subs	r7, r3, #1
 8008e76:	2200      	movs	r2, #0
 8008e78:	4b88      	ldr	r3, [pc, #544]	; (800909c <_dtoa_r+0x624>)
 8008e7a:	f7f7 fbbd 	bl	80005f8 <__aeabi_dmul>
 8008e7e:	9e02      	ldr	r6, [sp, #8]
 8008e80:	4682      	mov	sl, r0
 8008e82:	468b      	mov	fp, r1
 8008e84:	3501      	adds	r5, #1
 8008e86:	4628      	mov	r0, r5
 8008e88:	f7f7 fb4c 	bl	8000524 <__aeabi_i2d>
 8008e8c:	4652      	mov	r2, sl
 8008e8e:	465b      	mov	r3, fp
 8008e90:	f7f7 fbb2 	bl	80005f8 <__aeabi_dmul>
 8008e94:	4b82      	ldr	r3, [pc, #520]	; (80090a0 <_dtoa_r+0x628>)
 8008e96:	2200      	movs	r2, #0
 8008e98:	f7f7 f9f8 	bl	800028c <__adddf3>
 8008e9c:	46d0      	mov	r8, sl
 8008e9e:	46d9      	mov	r9, fp
 8008ea0:	4682      	mov	sl, r0
 8008ea2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008ea6:	2e00      	cmp	r6, #0
 8008ea8:	d158      	bne.n	8008f5c <_dtoa_r+0x4e4>
 8008eaa:	4b7e      	ldr	r3, [pc, #504]	; (80090a4 <_dtoa_r+0x62c>)
 8008eac:	2200      	movs	r2, #0
 8008eae:	4640      	mov	r0, r8
 8008eb0:	4649      	mov	r1, r9
 8008eb2:	f7f7 f9e9 	bl	8000288 <__aeabi_dsub>
 8008eb6:	4652      	mov	r2, sl
 8008eb8:	465b      	mov	r3, fp
 8008eba:	4680      	mov	r8, r0
 8008ebc:	4689      	mov	r9, r1
 8008ebe:	f7f7 fe2b 	bl	8000b18 <__aeabi_dcmpgt>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	f040 8295 	bne.w	80093f2 <_dtoa_r+0x97a>
 8008ec8:	4652      	mov	r2, sl
 8008eca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008ece:	4640      	mov	r0, r8
 8008ed0:	4649      	mov	r1, r9
 8008ed2:	f7f7 fe03 	bl	8000adc <__aeabi_dcmplt>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	f040 8289 	bne.w	80093ee <_dtoa_r+0x976>
 8008edc:	ec5b ab19 	vmov	sl, fp, d9
 8008ee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f2c0 8148 	blt.w	8009178 <_dtoa_r+0x700>
 8008ee8:	9a00      	ldr	r2, [sp, #0]
 8008eea:	2a0e      	cmp	r2, #14
 8008eec:	f300 8144 	bgt.w	8009178 <_dtoa_r+0x700>
 8008ef0:	4b67      	ldr	r3, [pc, #412]	; (8009090 <_dtoa_r+0x618>)
 8008ef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ef6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f280 80d5 	bge.w	80090ac <_dtoa_r+0x634>
 8008f02:	9b03      	ldr	r3, [sp, #12]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f300 80d1 	bgt.w	80090ac <_dtoa_r+0x634>
 8008f0a:	f040 826f 	bne.w	80093ec <_dtoa_r+0x974>
 8008f0e:	4b65      	ldr	r3, [pc, #404]	; (80090a4 <_dtoa_r+0x62c>)
 8008f10:	2200      	movs	r2, #0
 8008f12:	4640      	mov	r0, r8
 8008f14:	4649      	mov	r1, r9
 8008f16:	f7f7 fb6f 	bl	80005f8 <__aeabi_dmul>
 8008f1a:	4652      	mov	r2, sl
 8008f1c:	465b      	mov	r3, fp
 8008f1e:	f7f7 fdf1 	bl	8000b04 <__aeabi_dcmpge>
 8008f22:	9e03      	ldr	r6, [sp, #12]
 8008f24:	4637      	mov	r7, r6
 8008f26:	2800      	cmp	r0, #0
 8008f28:	f040 8245 	bne.w	80093b6 <_dtoa_r+0x93e>
 8008f2c:	9d01      	ldr	r5, [sp, #4]
 8008f2e:	2331      	movs	r3, #49	; 0x31
 8008f30:	f805 3b01 	strb.w	r3, [r5], #1
 8008f34:	9b00      	ldr	r3, [sp, #0]
 8008f36:	3301      	adds	r3, #1
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	e240      	b.n	80093be <_dtoa_r+0x946>
 8008f3c:	07f2      	lsls	r2, r6, #31
 8008f3e:	d505      	bpl.n	8008f4c <_dtoa_r+0x4d4>
 8008f40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f44:	f7f7 fb58 	bl	80005f8 <__aeabi_dmul>
 8008f48:	3501      	adds	r5, #1
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	1076      	asrs	r6, r6, #1
 8008f4e:	3708      	adds	r7, #8
 8008f50:	e777      	b.n	8008e42 <_dtoa_r+0x3ca>
 8008f52:	2502      	movs	r5, #2
 8008f54:	e779      	b.n	8008e4a <_dtoa_r+0x3d2>
 8008f56:	9f00      	ldr	r7, [sp, #0]
 8008f58:	9e03      	ldr	r6, [sp, #12]
 8008f5a:	e794      	b.n	8008e86 <_dtoa_r+0x40e>
 8008f5c:	9901      	ldr	r1, [sp, #4]
 8008f5e:	4b4c      	ldr	r3, [pc, #304]	; (8009090 <_dtoa_r+0x618>)
 8008f60:	4431      	add	r1, r6
 8008f62:	910d      	str	r1, [sp, #52]	; 0x34
 8008f64:	9908      	ldr	r1, [sp, #32]
 8008f66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008f6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f6e:	2900      	cmp	r1, #0
 8008f70:	d043      	beq.n	8008ffa <_dtoa_r+0x582>
 8008f72:	494d      	ldr	r1, [pc, #308]	; (80090a8 <_dtoa_r+0x630>)
 8008f74:	2000      	movs	r0, #0
 8008f76:	f7f7 fc69 	bl	800084c <__aeabi_ddiv>
 8008f7a:	4652      	mov	r2, sl
 8008f7c:	465b      	mov	r3, fp
 8008f7e:	f7f7 f983 	bl	8000288 <__aeabi_dsub>
 8008f82:	9d01      	ldr	r5, [sp, #4]
 8008f84:	4682      	mov	sl, r0
 8008f86:	468b      	mov	fp, r1
 8008f88:	4649      	mov	r1, r9
 8008f8a:	4640      	mov	r0, r8
 8008f8c:	f7f7 fde4 	bl	8000b58 <__aeabi_d2iz>
 8008f90:	4606      	mov	r6, r0
 8008f92:	f7f7 fac7 	bl	8000524 <__aeabi_i2d>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	f7f7 f973 	bl	8000288 <__aeabi_dsub>
 8008fa2:	3630      	adds	r6, #48	; 0x30
 8008fa4:	f805 6b01 	strb.w	r6, [r5], #1
 8008fa8:	4652      	mov	r2, sl
 8008faa:	465b      	mov	r3, fp
 8008fac:	4680      	mov	r8, r0
 8008fae:	4689      	mov	r9, r1
 8008fb0:	f7f7 fd94 	bl	8000adc <__aeabi_dcmplt>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d163      	bne.n	8009080 <_dtoa_r+0x608>
 8008fb8:	4642      	mov	r2, r8
 8008fba:	464b      	mov	r3, r9
 8008fbc:	4936      	ldr	r1, [pc, #216]	; (8009098 <_dtoa_r+0x620>)
 8008fbe:	2000      	movs	r0, #0
 8008fc0:	f7f7 f962 	bl	8000288 <__aeabi_dsub>
 8008fc4:	4652      	mov	r2, sl
 8008fc6:	465b      	mov	r3, fp
 8008fc8:	f7f7 fd88 	bl	8000adc <__aeabi_dcmplt>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	f040 80b5 	bne.w	800913c <_dtoa_r+0x6c4>
 8008fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fd4:	429d      	cmp	r5, r3
 8008fd6:	d081      	beq.n	8008edc <_dtoa_r+0x464>
 8008fd8:	4b30      	ldr	r3, [pc, #192]	; (800909c <_dtoa_r+0x624>)
 8008fda:	2200      	movs	r2, #0
 8008fdc:	4650      	mov	r0, sl
 8008fde:	4659      	mov	r1, fp
 8008fe0:	f7f7 fb0a 	bl	80005f8 <__aeabi_dmul>
 8008fe4:	4b2d      	ldr	r3, [pc, #180]	; (800909c <_dtoa_r+0x624>)
 8008fe6:	4682      	mov	sl, r0
 8008fe8:	468b      	mov	fp, r1
 8008fea:	4640      	mov	r0, r8
 8008fec:	4649      	mov	r1, r9
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f7f7 fb02 	bl	80005f8 <__aeabi_dmul>
 8008ff4:	4680      	mov	r8, r0
 8008ff6:	4689      	mov	r9, r1
 8008ff8:	e7c6      	b.n	8008f88 <_dtoa_r+0x510>
 8008ffa:	4650      	mov	r0, sl
 8008ffc:	4659      	mov	r1, fp
 8008ffe:	f7f7 fafb 	bl	80005f8 <__aeabi_dmul>
 8009002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009004:	9d01      	ldr	r5, [sp, #4]
 8009006:	930f      	str	r3, [sp, #60]	; 0x3c
 8009008:	4682      	mov	sl, r0
 800900a:	468b      	mov	fp, r1
 800900c:	4649      	mov	r1, r9
 800900e:	4640      	mov	r0, r8
 8009010:	f7f7 fda2 	bl	8000b58 <__aeabi_d2iz>
 8009014:	4606      	mov	r6, r0
 8009016:	f7f7 fa85 	bl	8000524 <__aeabi_i2d>
 800901a:	3630      	adds	r6, #48	; 0x30
 800901c:	4602      	mov	r2, r0
 800901e:	460b      	mov	r3, r1
 8009020:	4640      	mov	r0, r8
 8009022:	4649      	mov	r1, r9
 8009024:	f7f7 f930 	bl	8000288 <__aeabi_dsub>
 8009028:	f805 6b01 	strb.w	r6, [r5], #1
 800902c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800902e:	429d      	cmp	r5, r3
 8009030:	4680      	mov	r8, r0
 8009032:	4689      	mov	r9, r1
 8009034:	f04f 0200 	mov.w	r2, #0
 8009038:	d124      	bne.n	8009084 <_dtoa_r+0x60c>
 800903a:	4b1b      	ldr	r3, [pc, #108]	; (80090a8 <_dtoa_r+0x630>)
 800903c:	4650      	mov	r0, sl
 800903e:	4659      	mov	r1, fp
 8009040:	f7f7 f924 	bl	800028c <__adddf3>
 8009044:	4602      	mov	r2, r0
 8009046:	460b      	mov	r3, r1
 8009048:	4640      	mov	r0, r8
 800904a:	4649      	mov	r1, r9
 800904c:	f7f7 fd64 	bl	8000b18 <__aeabi_dcmpgt>
 8009050:	2800      	cmp	r0, #0
 8009052:	d173      	bne.n	800913c <_dtoa_r+0x6c4>
 8009054:	4652      	mov	r2, sl
 8009056:	465b      	mov	r3, fp
 8009058:	4913      	ldr	r1, [pc, #76]	; (80090a8 <_dtoa_r+0x630>)
 800905a:	2000      	movs	r0, #0
 800905c:	f7f7 f914 	bl	8000288 <__aeabi_dsub>
 8009060:	4602      	mov	r2, r0
 8009062:	460b      	mov	r3, r1
 8009064:	4640      	mov	r0, r8
 8009066:	4649      	mov	r1, r9
 8009068:	f7f7 fd38 	bl	8000adc <__aeabi_dcmplt>
 800906c:	2800      	cmp	r0, #0
 800906e:	f43f af35 	beq.w	8008edc <_dtoa_r+0x464>
 8009072:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009074:	1e6b      	subs	r3, r5, #1
 8009076:	930f      	str	r3, [sp, #60]	; 0x3c
 8009078:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800907c:	2b30      	cmp	r3, #48	; 0x30
 800907e:	d0f8      	beq.n	8009072 <_dtoa_r+0x5fa>
 8009080:	9700      	str	r7, [sp, #0]
 8009082:	e049      	b.n	8009118 <_dtoa_r+0x6a0>
 8009084:	4b05      	ldr	r3, [pc, #20]	; (800909c <_dtoa_r+0x624>)
 8009086:	f7f7 fab7 	bl	80005f8 <__aeabi_dmul>
 800908a:	4680      	mov	r8, r0
 800908c:	4689      	mov	r9, r1
 800908e:	e7bd      	b.n	800900c <_dtoa_r+0x594>
 8009090:	0800c638 	.word	0x0800c638
 8009094:	0800c610 	.word	0x0800c610
 8009098:	3ff00000 	.word	0x3ff00000
 800909c:	40240000 	.word	0x40240000
 80090a0:	401c0000 	.word	0x401c0000
 80090a4:	40140000 	.word	0x40140000
 80090a8:	3fe00000 	.word	0x3fe00000
 80090ac:	9d01      	ldr	r5, [sp, #4]
 80090ae:	4656      	mov	r6, sl
 80090b0:	465f      	mov	r7, fp
 80090b2:	4642      	mov	r2, r8
 80090b4:	464b      	mov	r3, r9
 80090b6:	4630      	mov	r0, r6
 80090b8:	4639      	mov	r1, r7
 80090ba:	f7f7 fbc7 	bl	800084c <__aeabi_ddiv>
 80090be:	f7f7 fd4b 	bl	8000b58 <__aeabi_d2iz>
 80090c2:	4682      	mov	sl, r0
 80090c4:	f7f7 fa2e 	bl	8000524 <__aeabi_i2d>
 80090c8:	4642      	mov	r2, r8
 80090ca:	464b      	mov	r3, r9
 80090cc:	f7f7 fa94 	bl	80005f8 <__aeabi_dmul>
 80090d0:	4602      	mov	r2, r0
 80090d2:	460b      	mov	r3, r1
 80090d4:	4630      	mov	r0, r6
 80090d6:	4639      	mov	r1, r7
 80090d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80090dc:	f7f7 f8d4 	bl	8000288 <__aeabi_dsub>
 80090e0:	f805 6b01 	strb.w	r6, [r5], #1
 80090e4:	9e01      	ldr	r6, [sp, #4]
 80090e6:	9f03      	ldr	r7, [sp, #12]
 80090e8:	1bae      	subs	r6, r5, r6
 80090ea:	42b7      	cmp	r7, r6
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	d135      	bne.n	800915e <_dtoa_r+0x6e6>
 80090f2:	f7f7 f8cb 	bl	800028c <__adddf3>
 80090f6:	4642      	mov	r2, r8
 80090f8:	464b      	mov	r3, r9
 80090fa:	4606      	mov	r6, r0
 80090fc:	460f      	mov	r7, r1
 80090fe:	f7f7 fd0b 	bl	8000b18 <__aeabi_dcmpgt>
 8009102:	b9d0      	cbnz	r0, 800913a <_dtoa_r+0x6c2>
 8009104:	4642      	mov	r2, r8
 8009106:	464b      	mov	r3, r9
 8009108:	4630      	mov	r0, r6
 800910a:	4639      	mov	r1, r7
 800910c:	f7f7 fcdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009110:	b110      	cbz	r0, 8009118 <_dtoa_r+0x6a0>
 8009112:	f01a 0f01 	tst.w	sl, #1
 8009116:	d110      	bne.n	800913a <_dtoa_r+0x6c2>
 8009118:	4620      	mov	r0, r4
 800911a:	ee18 1a10 	vmov	r1, s16
 800911e:	f000 fe8b 	bl	8009e38 <_Bfree>
 8009122:	2300      	movs	r3, #0
 8009124:	9800      	ldr	r0, [sp, #0]
 8009126:	702b      	strb	r3, [r5, #0]
 8009128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800912a:	3001      	adds	r0, #1
 800912c:	6018      	str	r0, [r3, #0]
 800912e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009130:	2b00      	cmp	r3, #0
 8009132:	f43f acf1 	beq.w	8008b18 <_dtoa_r+0xa0>
 8009136:	601d      	str	r5, [r3, #0]
 8009138:	e4ee      	b.n	8008b18 <_dtoa_r+0xa0>
 800913a:	9f00      	ldr	r7, [sp, #0]
 800913c:	462b      	mov	r3, r5
 800913e:	461d      	mov	r5, r3
 8009140:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009144:	2a39      	cmp	r2, #57	; 0x39
 8009146:	d106      	bne.n	8009156 <_dtoa_r+0x6de>
 8009148:	9a01      	ldr	r2, [sp, #4]
 800914a:	429a      	cmp	r2, r3
 800914c:	d1f7      	bne.n	800913e <_dtoa_r+0x6c6>
 800914e:	9901      	ldr	r1, [sp, #4]
 8009150:	2230      	movs	r2, #48	; 0x30
 8009152:	3701      	adds	r7, #1
 8009154:	700a      	strb	r2, [r1, #0]
 8009156:	781a      	ldrb	r2, [r3, #0]
 8009158:	3201      	adds	r2, #1
 800915a:	701a      	strb	r2, [r3, #0]
 800915c:	e790      	b.n	8009080 <_dtoa_r+0x608>
 800915e:	4ba6      	ldr	r3, [pc, #664]	; (80093f8 <_dtoa_r+0x980>)
 8009160:	2200      	movs	r2, #0
 8009162:	f7f7 fa49 	bl	80005f8 <__aeabi_dmul>
 8009166:	2200      	movs	r2, #0
 8009168:	2300      	movs	r3, #0
 800916a:	4606      	mov	r6, r0
 800916c:	460f      	mov	r7, r1
 800916e:	f7f7 fcab 	bl	8000ac8 <__aeabi_dcmpeq>
 8009172:	2800      	cmp	r0, #0
 8009174:	d09d      	beq.n	80090b2 <_dtoa_r+0x63a>
 8009176:	e7cf      	b.n	8009118 <_dtoa_r+0x6a0>
 8009178:	9a08      	ldr	r2, [sp, #32]
 800917a:	2a00      	cmp	r2, #0
 800917c:	f000 80d7 	beq.w	800932e <_dtoa_r+0x8b6>
 8009180:	9a06      	ldr	r2, [sp, #24]
 8009182:	2a01      	cmp	r2, #1
 8009184:	f300 80ba 	bgt.w	80092fc <_dtoa_r+0x884>
 8009188:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800918a:	2a00      	cmp	r2, #0
 800918c:	f000 80b2 	beq.w	80092f4 <_dtoa_r+0x87c>
 8009190:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009194:	9e07      	ldr	r6, [sp, #28]
 8009196:	9d04      	ldr	r5, [sp, #16]
 8009198:	9a04      	ldr	r2, [sp, #16]
 800919a:	441a      	add	r2, r3
 800919c:	9204      	str	r2, [sp, #16]
 800919e:	9a05      	ldr	r2, [sp, #20]
 80091a0:	2101      	movs	r1, #1
 80091a2:	441a      	add	r2, r3
 80091a4:	4620      	mov	r0, r4
 80091a6:	9205      	str	r2, [sp, #20]
 80091a8:	f000 ff48 	bl	800a03c <__i2b>
 80091ac:	4607      	mov	r7, r0
 80091ae:	2d00      	cmp	r5, #0
 80091b0:	dd0c      	ble.n	80091cc <_dtoa_r+0x754>
 80091b2:	9b05      	ldr	r3, [sp, #20]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	dd09      	ble.n	80091cc <_dtoa_r+0x754>
 80091b8:	42ab      	cmp	r3, r5
 80091ba:	9a04      	ldr	r2, [sp, #16]
 80091bc:	bfa8      	it	ge
 80091be:	462b      	movge	r3, r5
 80091c0:	1ad2      	subs	r2, r2, r3
 80091c2:	9204      	str	r2, [sp, #16]
 80091c4:	9a05      	ldr	r2, [sp, #20]
 80091c6:	1aed      	subs	r5, r5, r3
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	9305      	str	r3, [sp, #20]
 80091cc:	9b07      	ldr	r3, [sp, #28]
 80091ce:	b31b      	cbz	r3, 8009218 <_dtoa_r+0x7a0>
 80091d0:	9b08      	ldr	r3, [sp, #32]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f000 80af 	beq.w	8009336 <_dtoa_r+0x8be>
 80091d8:	2e00      	cmp	r6, #0
 80091da:	dd13      	ble.n	8009204 <_dtoa_r+0x78c>
 80091dc:	4639      	mov	r1, r7
 80091de:	4632      	mov	r2, r6
 80091e0:	4620      	mov	r0, r4
 80091e2:	f000 ffeb 	bl	800a1bc <__pow5mult>
 80091e6:	ee18 2a10 	vmov	r2, s16
 80091ea:	4601      	mov	r1, r0
 80091ec:	4607      	mov	r7, r0
 80091ee:	4620      	mov	r0, r4
 80091f0:	f000 ff3a 	bl	800a068 <__multiply>
 80091f4:	ee18 1a10 	vmov	r1, s16
 80091f8:	4680      	mov	r8, r0
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 fe1c 	bl	8009e38 <_Bfree>
 8009200:	ee08 8a10 	vmov	s16, r8
 8009204:	9b07      	ldr	r3, [sp, #28]
 8009206:	1b9a      	subs	r2, r3, r6
 8009208:	d006      	beq.n	8009218 <_dtoa_r+0x7a0>
 800920a:	ee18 1a10 	vmov	r1, s16
 800920e:	4620      	mov	r0, r4
 8009210:	f000 ffd4 	bl	800a1bc <__pow5mult>
 8009214:	ee08 0a10 	vmov	s16, r0
 8009218:	2101      	movs	r1, #1
 800921a:	4620      	mov	r0, r4
 800921c:	f000 ff0e 	bl	800a03c <__i2b>
 8009220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009222:	2b00      	cmp	r3, #0
 8009224:	4606      	mov	r6, r0
 8009226:	f340 8088 	ble.w	800933a <_dtoa_r+0x8c2>
 800922a:	461a      	mov	r2, r3
 800922c:	4601      	mov	r1, r0
 800922e:	4620      	mov	r0, r4
 8009230:	f000 ffc4 	bl	800a1bc <__pow5mult>
 8009234:	9b06      	ldr	r3, [sp, #24]
 8009236:	2b01      	cmp	r3, #1
 8009238:	4606      	mov	r6, r0
 800923a:	f340 8081 	ble.w	8009340 <_dtoa_r+0x8c8>
 800923e:	f04f 0800 	mov.w	r8, #0
 8009242:	6933      	ldr	r3, [r6, #16]
 8009244:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009248:	6918      	ldr	r0, [r3, #16]
 800924a:	f000 fea7 	bl	8009f9c <__hi0bits>
 800924e:	f1c0 0020 	rsb	r0, r0, #32
 8009252:	9b05      	ldr	r3, [sp, #20]
 8009254:	4418      	add	r0, r3
 8009256:	f010 001f 	ands.w	r0, r0, #31
 800925a:	f000 8092 	beq.w	8009382 <_dtoa_r+0x90a>
 800925e:	f1c0 0320 	rsb	r3, r0, #32
 8009262:	2b04      	cmp	r3, #4
 8009264:	f340 808a 	ble.w	800937c <_dtoa_r+0x904>
 8009268:	f1c0 001c 	rsb	r0, r0, #28
 800926c:	9b04      	ldr	r3, [sp, #16]
 800926e:	4403      	add	r3, r0
 8009270:	9304      	str	r3, [sp, #16]
 8009272:	9b05      	ldr	r3, [sp, #20]
 8009274:	4403      	add	r3, r0
 8009276:	4405      	add	r5, r0
 8009278:	9305      	str	r3, [sp, #20]
 800927a:	9b04      	ldr	r3, [sp, #16]
 800927c:	2b00      	cmp	r3, #0
 800927e:	dd07      	ble.n	8009290 <_dtoa_r+0x818>
 8009280:	ee18 1a10 	vmov	r1, s16
 8009284:	461a      	mov	r2, r3
 8009286:	4620      	mov	r0, r4
 8009288:	f000 fff2 	bl	800a270 <__lshift>
 800928c:	ee08 0a10 	vmov	s16, r0
 8009290:	9b05      	ldr	r3, [sp, #20]
 8009292:	2b00      	cmp	r3, #0
 8009294:	dd05      	ble.n	80092a2 <_dtoa_r+0x82a>
 8009296:	4631      	mov	r1, r6
 8009298:	461a      	mov	r2, r3
 800929a:	4620      	mov	r0, r4
 800929c:	f000 ffe8 	bl	800a270 <__lshift>
 80092a0:	4606      	mov	r6, r0
 80092a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d06e      	beq.n	8009386 <_dtoa_r+0x90e>
 80092a8:	ee18 0a10 	vmov	r0, s16
 80092ac:	4631      	mov	r1, r6
 80092ae:	f001 f84f 	bl	800a350 <__mcmp>
 80092b2:	2800      	cmp	r0, #0
 80092b4:	da67      	bge.n	8009386 <_dtoa_r+0x90e>
 80092b6:	9b00      	ldr	r3, [sp, #0]
 80092b8:	3b01      	subs	r3, #1
 80092ba:	ee18 1a10 	vmov	r1, s16
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	220a      	movs	r2, #10
 80092c2:	2300      	movs	r3, #0
 80092c4:	4620      	mov	r0, r4
 80092c6:	f000 fdd9 	bl	8009e7c <__multadd>
 80092ca:	9b08      	ldr	r3, [sp, #32]
 80092cc:	ee08 0a10 	vmov	s16, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f000 81b1 	beq.w	8009638 <_dtoa_r+0xbc0>
 80092d6:	2300      	movs	r3, #0
 80092d8:	4639      	mov	r1, r7
 80092da:	220a      	movs	r2, #10
 80092dc:	4620      	mov	r0, r4
 80092de:	f000 fdcd 	bl	8009e7c <__multadd>
 80092e2:	9b02      	ldr	r3, [sp, #8]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	4607      	mov	r7, r0
 80092e8:	f300 808e 	bgt.w	8009408 <_dtoa_r+0x990>
 80092ec:	9b06      	ldr	r3, [sp, #24]
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	dc51      	bgt.n	8009396 <_dtoa_r+0x91e>
 80092f2:	e089      	b.n	8009408 <_dtoa_r+0x990>
 80092f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80092fa:	e74b      	b.n	8009194 <_dtoa_r+0x71c>
 80092fc:	9b03      	ldr	r3, [sp, #12]
 80092fe:	1e5e      	subs	r6, r3, #1
 8009300:	9b07      	ldr	r3, [sp, #28]
 8009302:	42b3      	cmp	r3, r6
 8009304:	bfbf      	itttt	lt
 8009306:	9b07      	ldrlt	r3, [sp, #28]
 8009308:	9607      	strlt	r6, [sp, #28]
 800930a:	1af2      	sublt	r2, r6, r3
 800930c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800930e:	bfb6      	itet	lt
 8009310:	189b      	addlt	r3, r3, r2
 8009312:	1b9e      	subge	r6, r3, r6
 8009314:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009316:	9b03      	ldr	r3, [sp, #12]
 8009318:	bfb8      	it	lt
 800931a:	2600      	movlt	r6, #0
 800931c:	2b00      	cmp	r3, #0
 800931e:	bfb7      	itett	lt
 8009320:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009324:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009328:	1a9d      	sublt	r5, r3, r2
 800932a:	2300      	movlt	r3, #0
 800932c:	e734      	b.n	8009198 <_dtoa_r+0x720>
 800932e:	9e07      	ldr	r6, [sp, #28]
 8009330:	9d04      	ldr	r5, [sp, #16]
 8009332:	9f08      	ldr	r7, [sp, #32]
 8009334:	e73b      	b.n	80091ae <_dtoa_r+0x736>
 8009336:	9a07      	ldr	r2, [sp, #28]
 8009338:	e767      	b.n	800920a <_dtoa_r+0x792>
 800933a:	9b06      	ldr	r3, [sp, #24]
 800933c:	2b01      	cmp	r3, #1
 800933e:	dc18      	bgt.n	8009372 <_dtoa_r+0x8fa>
 8009340:	f1ba 0f00 	cmp.w	sl, #0
 8009344:	d115      	bne.n	8009372 <_dtoa_r+0x8fa>
 8009346:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800934a:	b993      	cbnz	r3, 8009372 <_dtoa_r+0x8fa>
 800934c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009350:	0d1b      	lsrs	r3, r3, #20
 8009352:	051b      	lsls	r3, r3, #20
 8009354:	b183      	cbz	r3, 8009378 <_dtoa_r+0x900>
 8009356:	9b04      	ldr	r3, [sp, #16]
 8009358:	3301      	adds	r3, #1
 800935a:	9304      	str	r3, [sp, #16]
 800935c:	9b05      	ldr	r3, [sp, #20]
 800935e:	3301      	adds	r3, #1
 8009360:	9305      	str	r3, [sp, #20]
 8009362:	f04f 0801 	mov.w	r8, #1
 8009366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f af6a 	bne.w	8009242 <_dtoa_r+0x7ca>
 800936e:	2001      	movs	r0, #1
 8009370:	e76f      	b.n	8009252 <_dtoa_r+0x7da>
 8009372:	f04f 0800 	mov.w	r8, #0
 8009376:	e7f6      	b.n	8009366 <_dtoa_r+0x8ee>
 8009378:	4698      	mov	r8, r3
 800937a:	e7f4      	b.n	8009366 <_dtoa_r+0x8ee>
 800937c:	f43f af7d 	beq.w	800927a <_dtoa_r+0x802>
 8009380:	4618      	mov	r0, r3
 8009382:	301c      	adds	r0, #28
 8009384:	e772      	b.n	800926c <_dtoa_r+0x7f4>
 8009386:	9b03      	ldr	r3, [sp, #12]
 8009388:	2b00      	cmp	r3, #0
 800938a:	dc37      	bgt.n	80093fc <_dtoa_r+0x984>
 800938c:	9b06      	ldr	r3, [sp, #24]
 800938e:	2b02      	cmp	r3, #2
 8009390:	dd34      	ble.n	80093fc <_dtoa_r+0x984>
 8009392:	9b03      	ldr	r3, [sp, #12]
 8009394:	9302      	str	r3, [sp, #8]
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	b96b      	cbnz	r3, 80093b6 <_dtoa_r+0x93e>
 800939a:	4631      	mov	r1, r6
 800939c:	2205      	movs	r2, #5
 800939e:	4620      	mov	r0, r4
 80093a0:	f000 fd6c 	bl	8009e7c <__multadd>
 80093a4:	4601      	mov	r1, r0
 80093a6:	4606      	mov	r6, r0
 80093a8:	ee18 0a10 	vmov	r0, s16
 80093ac:	f000 ffd0 	bl	800a350 <__mcmp>
 80093b0:	2800      	cmp	r0, #0
 80093b2:	f73f adbb 	bgt.w	8008f2c <_dtoa_r+0x4b4>
 80093b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093b8:	9d01      	ldr	r5, [sp, #4]
 80093ba:	43db      	mvns	r3, r3
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	f04f 0800 	mov.w	r8, #0
 80093c2:	4631      	mov	r1, r6
 80093c4:	4620      	mov	r0, r4
 80093c6:	f000 fd37 	bl	8009e38 <_Bfree>
 80093ca:	2f00      	cmp	r7, #0
 80093cc:	f43f aea4 	beq.w	8009118 <_dtoa_r+0x6a0>
 80093d0:	f1b8 0f00 	cmp.w	r8, #0
 80093d4:	d005      	beq.n	80093e2 <_dtoa_r+0x96a>
 80093d6:	45b8      	cmp	r8, r7
 80093d8:	d003      	beq.n	80093e2 <_dtoa_r+0x96a>
 80093da:	4641      	mov	r1, r8
 80093dc:	4620      	mov	r0, r4
 80093de:	f000 fd2b 	bl	8009e38 <_Bfree>
 80093e2:	4639      	mov	r1, r7
 80093e4:	4620      	mov	r0, r4
 80093e6:	f000 fd27 	bl	8009e38 <_Bfree>
 80093ea:	e695      	b.n	8009118 <_dtoa_r+0x6a0>
 80093ec:	2600      	movs	r6, #0
 80093ee:	4637      	mov	r7, r6
 80093f0:	e7e1      	b.n	80093b6 <_dtoa_r+0x93e>
 80093f2:	9700      	str	r7, [sp, #0]
 80093f4:	4637      	mov	r7, r6
 80093f6:	e599      	b.n	8008f2c <_dtoa_r+0x4b4>
 80093f8:	40240000 	.word	0x40240000
 80093fc:	9b08      	ldr	r3, [sp, #32]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 80ca 	beq.w	8009598 <_dtoa_r+0xb20>
 8009404:	9b03      	ldr	r3, [sp, #12]
 8009406:	9302      	str	r3, [sp, #8]
 8009408:	2d00      	cmp	r5, #0
 800940a:	dd05      	ble.n	8009418 <_dtoa_r+0x9a0>
 800940c:	4639      	mov	r1, r7
 800940e:	462a      	mov	r2, r5
 8009410:	4620      	mov	r0, r4
 8009412:	f000 ff2d 	bl	800a270 <__lshift>
 8009416:	4607      	mov	r7, r0
 8009418:	f1b8 0f00 	cmp.w	r8, #0
 800941c:	d05b      	beq.n	80094d6 <_dtoa_r+0xa5e>
 800941e:	6879      	ldr	r1, [r7, #4]
 8009420:	4620      	mov	r0, r4
 8009422:	f000 fcc9 	bl	8009db8 <_Balloc>
 8009426:	4605      	mov	r5, r0
 8009428:	b928      	cbnz	r0, 8009436 <_dtoa_r+0x9be>
 800942a:	4b87      	ldr	r3, [pc, #540]	; (8009648 <_dtoa_r+0xbd0>)
 800942c:	4602      	mov	r2, r0
 800942e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009432:	f7ff bb3b 	b.w	8008aac <_dtoa_r+0x34>
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	3202      	adds	r2, #2
 800943a:	0092      	lsls	r2, r2, #2
 800943c:	f107 010c 	add.w	r1, r7, #12
 8009440:	300c      	adds	r0, #12
 8009442:	f7fd fc91 	bl	8006d68 <memcpy>
 8009446:	2201      	movs	r2, #1
 8009448:	4629      	mov	r1, r5
 800944a:	4620      	mov	r0, r4
 800944c:	f000 ff10 	bl	800a270 <__lshift>
 8009450:	9b01      	ldr	r3, [sp, #4]
 8009452:	f103 0901 	add.w	r9, r3, #1
 8009456:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800945a:	4413      	add	r3, r2
 800945c:	9305      	str	r3, [sp, #20]
 800945e:	f00a 0301 	and.w	r3, sl, #1
 8009462:	46b8      	mov	r8, r7
 8009464:	9304      	str	r3, [sp, #16]
 8009466:	4607      	mov	r7, r0
 8009468:	4631      	mov	r1, r6
 800946a:	ee18 0a10 	vmov	r0, s16
 800946e:	f7ff fa77 	bl	8008960 <quorem>
 8009472:	4641      	mov	r1, r8
 8009474:	9002      	str	r0, [sp, #8]
 8009476:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800947a:	ee18 0a10 	vmov	r0, s16
 800947e:	f000 ff67 	bl	800a350 <__mcmp>
 8009482:	463a      	mov	r2, r7
 8009484:	9003      	str	r0, [sp, #12]
 8009486:	4631      	mov	r1, r6
 8009488:	4620      	mov	r0, r4
 800948a:	f000 ff7d 	bl	800a388 <__mdiff>
 800948e:	68c2      	ldr	r2, [r0, #12]
 8009490:	f109 3bff 	add.w	fp, r9, #4294967295
 8009494:	4605      	mov	r5, r0
 8009496:	bb02      	cbnz	r2, 80094da <_dtoa_r+0xa62>
 8009498:	4601      	mov	r1, r0
 800949a:	ee18 0a10 	vmov	r0, s16
 800949e:	f000 ff57 	bl	800a350 <__mcmp>
 80094a2:	4602      	mov	r2, r0
 80094a4:	4629      	mov	r1, r5
 80094a6:	4620      	mov	r0, r4
 80094a8:	9207      	str	r2, [sp, #28]
 80094aa:	f000 fcc5 	bl	8009e38 <_Bfree>
 80094ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80094b2:	ea43 0102 	orr.w	r1, r3, r2
 80094b6:	9b04      	ldr	r3, [sp, #16]
 80094b8:	430b      	orrs	r3, r1
 80094ba:	464d      	mov	r5, r9
 80094bc:	d10f      	bne.n	80094de <_dtoa_r+0xa66>
 80094be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094c2:	d02a      	beq.n	800951a <_dtoa_r+0xaa2>
 80094c4:	9b03      	ldr	r3, [sp, #12]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	dd02      	ble.n	80094d0 <_dtoa_r+0xa58>
 80094ca:	9b02      	ldr	r3, [sp, #8]
 80094cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80094d0:	f88b a000 	strb.w	sl, [fp]
 80094d4:	e775      	b.n	80093c2 <_dtoa_r+0x94a>
 80094d6:	4638      	mov	r0, r7
 80094d8:	e7ba      	b.n	8009450 <_dtoa_r+0x9d8>
 80094da:	2201      	movs	r2, #1
 80094dc:	e7e2      	b.n	80094a4 <_dtoa_r+0xa2c>
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	db04      	blt.n	80094ee <_dtoa_r+0xa76>
 80094e4:	9906      	ldr	r1, [sp, #24]
 80094e6:	430b      	orrs	r3, r1
 80094e8:	9904      	ldr	r1, [sp, #16]
 80094ea:	430b      	orrs	r3, r1
 80094ec:	d122      	bne.n	8009534 <_dtoa_r+0xabc>
 80094ee:	2a00      	cmp	r2, #0
 80094f0:	ddee      	ble.n	80094d0 <_dtoa_r+0xa58>
 80094f2:	ee18 1a10 	vmov	r1, s16
 80094f6:	2201      	movs	r2, #1
 80094f8:	4620      	mov	r0, r4
 80094fa:	f000 feb9 	bl	800a270 <__lshift>
 80094fe:	4631      	mov	r1, r6
 8009500:	ee08 0a10 	vmov	s16, r0
 8009504:	f000 ff24 	bl	800a350 <__mcmp>
 8009508:	2800      	cmp	r0, #0
 800950a:	dc03      	bgt.n	8009514 <_dtoa_r+0xa9c>
 800950c:	d1e0      	bne.n	80094d0 <_dtoa_r+0xa58>
 800950e:	f01a 0f01 	tst.w	sl, #1
 8009512:	d0dd      	beq.n	80094d0 <_dtoa_r+0xa58>
 8009514:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009518:	d1d7      	bne.n	80094ca <_dtoa_r+0xa52>
 800951a:	2339      	movs	r3, #57	; 0x39
 800951c:	f88b 3000 	strb.w	r3, [fp]
 8009520:	462b      	mov	r3, r5
 8009522:	461d      	mov	r5, r3
 8009524:	3b01      	subs	r3, #1
 8009526:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800952a:	2a39      	cmp	r2, #57	; 0x39
 800952c:	d071      	beq.n	8009612 <_dtoa_r+0xb9a>
 800952e:	3201      	adds	r2, #1
 8009530:	701a      	strb	r2, [r3, #0]
 8009532:	e746      	b.n	80093c2 <_dtoa_r+0x94a>
 8009534:	2a00      	cmp	r2, #0
 8009536:	dd07      	ble.n	8009548 <_dtoa_r+0xad0>
 8009538:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800953c:	d0ed      	beq.n	800951a <_dtoa_r+0xaa2>
 800953e:	f10a 0301 	add.w	r3, sl, #1
 8009542:	f88b 3000 	strb.w	r3, [fp]
 8009546:	e73c      	b.n	80093c2 <_dtoa_r+0x94a>
 8009548:	9b05      	ldr	r3, [sp, #20]
 800954a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800954e:	4599      	cmp	r9, r3
 8009550:	d047      	beq.n	80095e2 <_dtoa_r+0xb6a>
 8009552:	ee18 1a10 	vmov	r1, s16
 8009556:	2300      	movs	r3, #0
 8009558:	220a      	movs	r2, #10
 800955a:	4620      	mov	r0, r4
 800955c:	f000 fc8e 	bl	8009e7c <__multadd>
 8009560:	45b8      	cmp	r8, r7
 8009562:	ee08 0a10 	vmov	s16, r0
 8009566:	f04f 0300 	mov.w	r3, #0
 800956a:	f04f 020a 	mov.w	r2, #10
 800956e:	4641      	mov	r1, r8
 8009570:	4620      	mov	r0, r4
 8009572:	d106      	bne.n	8009582 <_dtoa_r+0xb0a>
 8009574:	f000 fc82 	bl	8009e7c <__multadd>
 8009578:	4680      	mov	r8, r0
 800957a:	4607      	mov	r7, r0
 800957c:	f109 0901 	add.w	r9, r9, #1
 8009580:	e772      	b.n	8009468 <_dtoa_r+0x9f0>
 8009582:	f000 fc7b 	bl	8009e7c <__multadd>
 8009586:	4639      	mov	r1, r7
 8009588:	4680      	mov	r8, r0
 800958a:	2300      	movs	r3, #0
 800958c:	220a      	movs	r2, #10
 800958e:	4620      	mov	r0, r4
 8009590:	f000 fc74 	bl	8009e7c <__multadd>
 8009594:	4607      	mov	r7, r0
 8009596:	e7f1      	b.n	800957c <_dtoa_r+0xb04>
 8009598:	9b03      	ldr	r3, [sp, #12]
 800959a:	9302      	str	r3, [sp, #8]
 800959c:	9d01      	ldr	r5, [sp, #4]
 800959e:	ee18 0a10 	vmov	r0, s16
 80095a2:	4631      	mov	r1, r6
 80095a4:	f7ff f9dc 	bl	8008960 <quorem>
 80095a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80095ac:	9b01      	ldr	r3, [sp, #4]
 80095ae:	f805 ab01 	strb.w	sl, [r5], #1
 80095b2:	1aea      	subs	r2, r5, r3
 80095b4:	9b02      	ldr	r3, [sp, #8]
 80095b6:	4293      	cmp	r3, r2
 80095b8:	dd09      	ble.n	80095ce <_dtoa_r+0xb56>
 80095ba:	ee18 1a10 	vmov	r1, s16
 80095be:	2300      	movs	r3, #0
 80095c0:	220a      	movs	r2, #10
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 fc5a 	bl	8009e7c <__multadd>
 80095c8:	ee08 0a10 	vmov	s16, r0
 80095cc:	e7e7      	b.n	800959e <_dtoa_r+0xb26>
 80095ce:	9b02      	ldr	r3, [sp, #8]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	bfc8      	it	gt
 80095d4:	461d      	movgt	r5, r3
 80095d6:	9b01      	ldr	r3, [sp, #4]
 80095d8:	bfd8      	it	le
 80095da:	2501      	movle	r5, #1
 80095dc:	441d      	add	r5, r3
 80095de:	f04f 0800 	mov.w	r8, #0
 80095e2:	ee18 1a10 	vmov	r1, s16
 80095e6:	2201      	movs	r2, #1
 80095e8:	4620      	mov	r0, r4
 80095ea:	f000 fe41 	bl	800a270 <__lshift>
 80095ee:	4631      	mov	r1, r6
 80095f0:	ee08 0a10 	vmov	s16, r0
 80095f4:	f000 feac 	bl	800a350 <__mcmp>
 80095f8:	2800      	cmp	r0, #0
 80095fa:	dc91      	bgt.n	8009520 <_dtoa_r+0xaa8>
 80095fc:	d102      	bne.n	8009604 <_dtoa_r+0xb8c>
 80095fe:	f01a 0f01 	tst.w	sl, #1
 8009602:	d18d      	bne.n	8009520 <_dtoa_r+0xaa8>
 8009604:	462b      	mov	r3, r5
 8009606:	461d      	mov	r5, r3
 8009608:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800960c:	2a30      	cmp	r2, #48	; 0x30
 800960e:	d0fa      	beq.n	8009606 <_dtoa_r+0xb8e>
 8009610:	e6d7      	b.n	80093c2 <_dtoa_r+0x94a>
 8009612:	9a01      	ldr	r2, [sp, #4]
 8009614:	429a      	cmp	r2, r3
 8009616:	d184      	bne.n	8009522 <_dtoa_r+0xaaa>
 8009618:	9b00      	ldr	r3, [sp, #0]
 800961a:	3301      	adds	r3, #1
 800961c:	9300      	str	r3, [sp, #0]
 800961e:	2331      	movs	r3, #49	; 0x31
 8009620:	7013      	strb	r3, [r2, #0]
 8009622:	e6ce      	b.n	80093c2 <_dtoa_r+0x94a>
 8009624:	4b09      	ldr	r3, [pc, #36]	; (800964c <_dtoa_r+0xbd4>)
 8009626:	f7ff ba95 	b.w	8008b54 <_dtoa_r+0xdc>
 800962a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800962c:	2b00      	cmp	r3, #0
 800962e:	f47f aa6e 	bne.w	8008b0e <_dtoa_r+0x96>
 8009632:	4b07      	ldr	r3, [pc, #28]	; (8009650 <_dtoa_r+0xbd8>)
 8009634:	f7ff ba8e 	b.w	8008b54 <_dtoa_r+0xdc>
 8009638:	9b02      	ldr	r3, [sp, #8]
 800963a:	2b00      	cmp	r3, #0
 800963c:	dcae      	bgt.n	800959c <_dtoa_r+0xb24>
 800963e:	9b06      	ldr	r3, [sp, #24]
 8009640:	2b02      	cmp	r3, #2
 8009642:	f73f aea8 	bgt.w	8009396 <_dtoa_r+0x91e>
 8009646:	e7a9      	b.n	800959c <_dtoa_r+0xb24>
 8009648:	0800c524 	.word	0x0800c524
 800964c:	0800c2ec 	.word	0x0800c2ec
 8009650:	0800c4a5 	.word	0x0800c4a5

08009654 <fiprintf>:
 8009654:	b40e      	push	{r1, r2, r3}
 8009656:	b503      	push	{r0, r1, lr}
 8009658:	4601      	mov	r1, r0
 800965a:	ab03      	add	r3, sp, #12
 800965c:	4805      	ldr	r0, [pc, #20]	; (8009674 <fiprintf+0x20>)
 800965e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009662:	6800      	ldr	r0, [r0, #0]
 8009664:	9301      	str	r3, [sp, #4]
 8009666:	f001 fae5 	bl	800ac34 <_vfiprintf_r>
 800966a:	b002      	add	sp, #8
 800966c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009670:	b003      	add	sp, #12
 8009672:	4770      	bx	lr
 8009674:	2000009c 	.word	0x2000009c

08009678 <rshift>:
 8009678:	6903      	ldr	r3, [r0, #16]
 800967a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800967e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009682:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009686:	f100 0414 	add.w	r4, r0, #20
 800968a:	dd45      	ble.n	8009718 <rshift+0xa0>
 800968c:	f011 011f 	ands.w	r1, r1, #31
 8009690:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009694:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009698:	d10c      	bne.n	80096b4 <rshift+0x3c>
 800969a:	f100 0710 	add.w	r7, r0, #16
 800969e:	4629      	mov	r1, r5
 80096a0:	42b1      	cmp	r1, r6
 80096a2:	d334      	bcc.n	800970e <rshift+0x96>
 80096a4:	1a9b      	subs	r3, r3, r2
 80096a6:	009b      	lsls	r3, r3, #2
 80096a8:	1eea      	subs	r2, r5, #3
 80096aa:	4296      	cmp	r6, r2
 80096ac:	bf38      	it	cc
 80096ae:	2300      	movcc	r3, #0
 80096b0:	4423      	add	r3, r4
 80096b2:	e015      	b.n	80096e0 <rshift+0x68>
 80096b4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80096b8:	f1c1 0820 	rsb	r8, r1, #32
 80096bc:	40cf      	lsrs	r7, r1
 80096be:	f105 0e04 	add.w	lr, r5, #4
 80096c2:	46a1      	mov	r9, r4
 80096c4:	4576      	cmp	r6, lr
 80096c6:	46f4      	mov	ip, lr
 80096c8:	d815      	bhi.n	80096f6 <rshift+0x7e>
 80096ca:	1a9a      	subs	r2, r3, r2
 80096cc:	0092      	lsls	r2, r2, #2
 80096ce:	3a04      	subs	r2, #4
 80096d0:	3501      	adds	r5, #1
 80096d2:	42ae      	cmp	r6, r5
 80096d4:	bf38      	it	cc
 80096d6:	2200      	movcc	r2, #0
 80096d8:	18a3      	adds	r3, r4, r2
 80096da:	50a7      	str	r7, [r4, r2]
 80096dc:	b107      	cbz	r7, 80096e0 <rshift+0x68>
 80096de:	3304      	adds	r3, #4
 80096e0:	1b1a      	subs	r2, r3, r4
 80096e2:	42a3      	cmp	r3, r4
 80096e4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80096e8:	bf08      	it	eq
 80096ea:	2300      	moveq	r3, #0
 80096ec:	6102      	str	r2, [r0, #16]
 80096ee:	bf08      	it	eq
 80096f0:	6143      	streq	r3, [r0, #20]
 80096f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096f6:	f8dc c000 	ldr.w	ip, [ip]
 80096fa:	fa0c fc08 	lsl.w	ip, ip, r8
 80096fe:	ea4c 0707 	orr.w	r7, ip, r7
 8009702:	f849 7b04 	str.w	r7, [r9], #4
 8009706:	f85e 7b04 	ldr.w	r7, [lr], #4
 800970a:	40cf      	lsrs	r7, r1
 800970c:	e7da      	b.n	80096c4 <rshift+0x4c>
 800970e:	f851 cb04 	ldr.w	ip, [r1], #4
 8009712:	f847 cf04 	str.w	ip, [r7, #4]!
 8009716:	e7c3      	b.n	80096a0 <rshift+0x28>
 8009718:	4623      	mov	r3, r4
 800971a:	e7e1      	b.n	80096e0 <rshift+0x68>

0800971c <__hexdig_fun>:
 800971c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009720:	2b09      	cmp	r3, #9
 8009722:	d802      	bhi.n	800972a <__hexdig_fun+0xe>
 8009724:	3820      	subs	r0, #32
 8009726:	b2c0      	uxtb	r0, r0
 8009728:	4770      	bx	lr
 800972a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800972e:	2b05      	cmp	r3, #5
 8009730:	d801      	bhi.n	8009736 <__hexdig_fun+0x1a>
 8009732:	3847      	subs	r0, #71	; 0x47
 8009734:	e7f7      	b.n	8009726 <__hexdig_fun+0xa>
 8009736:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800973a:	2b05      	cmp	r3, #5
 800973c:	d801      	bhi.n	8009742 <__hexdig_fun+0x26>
 800973e:	3827      	subs	r0, #39	; 0x27
 8009740:	e7f1      	b.n	8009726 <__hexdig_fun+0xa>
 8009742:	2000      	movs	r0, #0
 8009744:	4770      	bx	lr
	...

08009748 <__gethex>:
 8009748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	ed2d 8b02 	vpush	{d8}
 8009750:	b089      	sub	sp, #36	; 0x24
 8009752:	ee08 0a10 	vmov	s16, r0
 8009756:	9304      	str	r3, [sp, #16]
 8009758:	4bb4      	ldr	r3, [pc, #720]	; (8009a2c <__gethex+0x2e4>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	9301      	str	r3, [sp, #4]
 800975e:	4618      	mov	r0, r3
 8009760:	468b      	mov	fp, r1
 8009762:	4690      	mov	r8, r2
 8009764:	f7f6 fd34 	bl	80001d0 <strlen>
 8009768:	9b01      	ldr	r3, [sp, #4]
 800976a:	f8db 2000 	ldr.w	r2, [fp]
 800976e:	4403      	add	r3, r0
 8009770:	4682      	mov	sl, r0
 8009772:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009776:	9305      	str	r3, [sp, #20]
 8009778:	1c93      	adds	r3, r2, #2
 800977a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800977e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009782:	32fe      	adds	r2, #254	; 0xfe
 8009784:	18d1      	adds	r1, r2, r3
 8009786:	461f      	mov	r7, r3
 8009788:	f813 0b01 	ldrb.w	r0, [r3], #1
 800978c:	9100      	str	r1, [sp, #0]
 800978e:	2830      	cmp	r0, #48	; 0x30
 8009790:	d0f8      	beq.n	8009784 <__gethex+0x3c>
 8009792:	f7ff ffc3 	bl	800971c <__hexdig_fun>
 8009796:	4604      	mov	r4, r0
 8009798:	2800      	cmp	r0, #0
 800979a:	d13a      	bne.n	8009812 <__gethex+0xca>
 800979c:	9901      	ldr	r1, [sp, #4]
 800979e:	4652      	mov	r2, sl
 80097a0:	4638      	mov	r0, r7
 80097a2:	f001 fba1 	bl	800aee8 <strncmp>
 80097a6:	4605      	mov	r5, r0
 80097a8:	2800      	cmp	r0, #0
 80097aa:	d168      	bne.n	800987e <__gethex+0x136>
 80097ac:	f817 000a 	ldrb.w	r0, [r7, sl]
 80097b0:	eb07 060a 	add.w	r6, r7, sl
 80097b4:	f7ff ffb2 	bl	800971c <__hexdig_fun>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d062      	beq.n	8009882 <__gethex+0x13a>
 80097bc:	4633      	mov	r3, r6
 80097be:	7818      	ldrb	r0, [r3, #0]
 80097c0:	2830      	cmp	r0, #48	; 0x30
 80097c2:	461f      	mov	r7, r3
 80097c4:	f103 0301 	add.w	r3, r3, #1
 80097c8:	d0f9      	beq.n	80097be <__gethex+0x76>
 80097ca:	f7ff ffa7 	bl	800971c <__hexdig_fun>
 80097ce:	2301      	movs	r3, #1
 80097d0:	fab0 f480 	clz	r4, r0
 80097d4:	0964      	lsrs	r4, r4, #5
 80097d6:	4635      	mov	r5, r6
 80097d8:	9300      	str	r3, [sp, #0]
 80097da:	463a      	mov	r2, r7
 80097dc:	4616      	mov	r6, r2
 80097de:	3201      	adds	r2, #1
 80097e0:	7830      	ldrb	r0, [r6, #0]
 80097e2:	f7ff ff9b 	bl	800971c <__hexdig_fun>
 80097e6:	2800      	cmp	r0, #0
 80097e8:	d1f8      	bne.n	80097dc <__gethex+0x94>
 80097ea:	9901      	ldr	r1, [sp, #4]
 80097ec:	4652      	mov	r2, sl
 80097ee:	4630      	mov	r0, r6
 80097f0:	f001 fb7a 	bl	800aee8 <strncmp>
 80097f4:	b980      	cbnz	r0, 8009818 <__gethex+0xd0>
 80097f6:	b94d      	cbnz	r5, 800980c <__gethex+0xc4>
 80097f8:	eb06 050a 	add.w	r5, r6, sl
 80097fc:	462a      	mov	r2, r5
 80097fe:	4616      	mov	r6, r2
 8009800:	3201      	adds	r2, #1
 8009802:	7830      	ldrb	r0, [r6, #0]
 8009804:	f7ff ff8a 	bl	800971c <__hexdig_fun>
 8009808:	2800      	cmp	r0, #0
 800980a:	d1f8      	bne.n	80097fe <__gethex+0xb6>
 800980c:	1bad      	subs	r5, r5, r6
 800980e:	00ad      	lsls	r5, r5, #2
 8009810:	e004      	b.n	800981c <__gethex+0xd4>
 8009812:	2400      	movs	r4, #0
 8009814:	4625      	mov	r5, r4
 8009816:	e7e0      	b.n	80097da <__gethex+0x92>
 8009818:	2d00      	cmp	r5, #0
 800981a:	d1f7      	bne.n	800980c <__gethex+0xc4>
 800981c:	7833      	ldrb	r3, [r6, #0]
 800981e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009822:	2b50      	cmp	r3, #80	; 0x50
 8009824:	d13b      	bne.n	800989e <__gethex+0x156>
 8009826:	7873      	ldrb	r3, [r6, #1]
 8009828:	2b2b      	cmp	r3, #43	; 0x2b
 800982a:	d02c      	beq.n	8009886 <__gethex+0x13e>
 800982c:	2b2d      	cmp	r3, #45	; 0x2d
 800982e:	d02e      	beq.n	800988e <__gethex+0x146>
 8009830:	1c71      	adds	r1, r6, #1
 8009832:	f04f 0900 	mov.w	r9, #0
 8009836:	7808      	ldrb	r0, [r1, #0]
 8009838:	f7ff ff70 	bl	800971c <__hexdig_fun>
 800983c:	1e43      	subs	r3, r0, #1
 800983e:	b2db      	uxtb	r3, r3
 8009840:	2b18      	cmp	r3, #24
 8009842:	d82c      	bhi.n	800989e <__gethex+0x156>
 8009844:	f1a0 0210 	sub.w	r2, r0, #16
 8009848:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800984c:	f7ff ff66 	bl	800971c <__hexdig_fun>
 8009850:	1e43      	subs	r3, r0, #1
 8009852:	b2db      	uxtb	r3, r3
 8009854:	2b18      	cmp	r3, #24
 8009856:	d91d      	bls.n	8009894 <__gethex+0x14c>
 8009858:	f1b9 0f00 	cmp.w	r9, #0
 800985c:	d000      	beq.n	8009860 <__gethex+0x118>
 800985e:	4252      	negs	r2, r2
 8009860:	4415      	add	r5, r2
 8009862:	f8cb 1000 	str.w	r1, [fp]
 8009866:	b1e4      	cbz	r4, 80098a2 <__gethex+0x15a>
 8009868:	9b00      	ldr	r3, [sp, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	bf14      	ite	ne
 800986e:	2700      	movne	r7, #0
 8009870:	2706      	moveq	r7, #6
 8009872:	4638      	mov	r0, r7
 8009874:	b009      	add	sp, #36	; 0x24
 8009876:	ecbd 8b02 	vpop	{d8}
 800987a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987e:	463e      	mov	r6, r7
 8009880:	4625      	mov	r5, r4
 8009882:	2401      	movs	r4, #1
 8009884:	e7ca      	b.n	800981c <__gethex+0xd4>
 8009886:	f04f 0900 	mov.w	r9, #0
 800988a:	1cb1      	adds	r1, r6, #2
 800988c:	e7d3      	b.n	8009836 <__gethex+0xee>
 800988e:	f04f 0901 	mov.w	r9, #1
 8009892:	e7fa      	b.n	800988a <__gethex+0x142>
 8009894:	230a      	movs	r3, #10
 8009896:	fb03 0202 	mla	r2, r3, r2, r0
 800989a:	3a10      	subs	r2, #16
 800989c:	e7d4      	b.n	8009848 <__gethex+0x100>
 800989e:	4631      	mov	r1, r6
 80098a0:	e7df      	b.n	8009862 <__gethex+0x11a>
 80098a2:	1bf3      	subs	r3, r6, r7
 80098a4:	3b01      	subs	r3, #1
 80098a6:	4621      	mov	r1, r4
 80098a8:	2b07      	cmp	r3, #7
 80098aa:	dc0b      	bgt.n	80098c4 <__gethex+0x17c>
 80098ac:	ee18 0a10 	vmov	r0, s16
 80098b0:	f000 fa82 	bl	8009db8 <_Balloc>
 80098b4:	4604      	mov	r4, r0
 80098b6:	b940      	cbnz	r0, 80098ca <__gethex+0x182>
 80098b8:	4b5d      	ldr	r3, [pc, #372]	; (8009a30 <__gethex+0x2e8>)
 80098ba:	4602      	mov	r2, r0
 80098bc:	21de      	movs	r1, #222	; 0xde
 80098be:	485d      	ldr	r0, [pc, #372]	; (8009a34 <__gethex+0x2ec>)
 80098c0:	f7ff f820 	bl	8008904 <__assert_func>
 80098c4:	3101      	adds	r1, #1
 80098c6:	105b      	asrs	r3, r3, #1
 80098c8:	e7ee      	b.n	80098a8 <__gethex+0x160>
 80098ca:	f100 0914 	add.w	r9, r0, #20
 80098ce:	f04f 0b00 	mov.w	fp, #0
 80098d2:	f1ca 0301 	rsb	r3, sl, #1
 80098d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80098da:	f8cd b000 	str.w	fp, [sp]
 80098de:	9306      	str	r3, [sp, #24]
 80098e0:	42b7      	cmp	r7, r6
 80098e2:	d340      	bcc.n	8009966 <__gethex+0x21e>
 80098e4:	9802      	ldr	r0, [sp, #8]
 80098e6:	9b00      	ldr	r3, [sp, #0]
 80098e8:	f840 3b04 	str.w	r3, [r0], #4
 80098ec:	eba0 0009 	sub.w	r0, r0, r9
 80098f0:	1080      	asrs	r0, r0, #2
 80098f2:	0146      	lsls	r6, r0, #5
 80098f4:	6120      	str	r0, [r4, #16]
 80098f6:	4618      	mov	r0, r3
 80098f8:	f000 fb50 	bl	8009f9c <__hi0bits>
 80098fc:	1a30      	subs	r0, r6, r0
 80098fe:	f8d8 6000 	ldr.w	r6, [r8]
 8009902:	42b0      	cmp	r0, r6
 8009904:	dd63      	ble.n	80099ce <__gethex+0x286>
 8009906:	1b87      	subs	r7, r0, r6
 8009908:	4639      	mov	r1, r7
 800990a:	4620      	mov	r0, r4
 800990c:	f000 fef4 	bl	800a6f8 <__any_on>
 8009910:	4682      	mov	sl, r0
 8009912:	b1a8      	cbz	r0, 8009940 <__gethex+0x1f8>
 8009914:	1e7b      	subs	r3, r7, #1
 8009916:	1159      	asrs	r1, r3, #5
 8009918:	f003 021f 	and.w	r2, r3, #31
 800991c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009920:	f04f 0a01 	mov.w	sl, #1
 8009924:	fa0a f202 	lsl.w	r2, sl, r2
 8009928:	420a      	tst	r2, r1
 800992a:	d009      	beq.n	8009940 <__gethex+0x1f8>
 800992c:	4553      	cmp	r3, sl
 800992e:	dd05      	ble.n	800993c <__gethex+0x1f4>
 8009930:	1eb9      	subs	r1, r7, #2
 8009932:	4620      	mov	r0, r4
 8009934:	f000 fee0 	bl	800a6f8 <__any_on>
 8009938:	2800      	cmp	r0, #0
 800993a:	d145      	bne.n	80099c8 <__gethex+0x280>
 800993c:	f04f 0a02 	mov.w	sl, #2
 8009940:	4639      	mov	r1, r7
 8009942:	4620      	mov	r0, r4
 8009944:	f7ff fe98 	bl	8009678 <rshift>
 8009948:	443d      	add	r5, r7
 800994a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800994e:	42ab      	cmp	r3, r5
 8009950:	da4c      	bge.n	80099ec <__gethex+0x2a4>
 8009952:	ee18 0a10 	vmov	r0, s16
 8009956:	4621      	mov	r1, r4
 8009958:	f000 fa6e 	bl	8009e38 <_Bfree>
 800995c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800995e:	2300      	movs	r3, #0
 8009960:	6013      	str	r3, [r2, #0]
 8009962:	27a3      	movs	r7, #163	; 0xa3
 8009964:	e785      	b.n	8009872 <__gethex+0x12a>
 8009966:	1e73      	subs	r3, r6, #1
 8009968:	9a05      	ldr	r2, [sp, #20]
 800996a:	9303      	str	r3, [sp, #12]
 800996c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009970:	4293      	cmp	r3, r2
 8009972:	d019      	beq.n	80099a8 <__gethex+0x260>
 8009974:	f1bb 0f20 	cmp.w	fp, #32
 8009978:	d107      	bne.n	800998a <__gethex+0x242>
 800997a:	9b02      	ldr	r3, [sp, #8]
 800997c:	9a00      	ldr	r2, [sp, #0]
 800997e:	f843 2b04 	str.w	r2, [r3], #4
 8009982:	9302      	str	r3, [sp, #8]
 8009984:	2300      	movs	r3, #0
 8009986:	9300      	str	r3, [sp, #0]
 8009988:	469b      	mov	fp, r3
 800998a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800998e:	f7ff fec5 	bl	800971c <__hexdig_fun>
 8009992:	9b00      	ldr	r3, [sp, #0]
 8009994:	f000 000f 	and.w	r0, r0, #15
 8009998:	fa00 f00b 	lsl.w	r0, r0, fp
 800999c:	4303      	orrs	r3, r0
 800999e:	9300      	str	r3, [sp, #0]
 80099a0:	f10b 0b04 	add.w	fp, fp, #4
 80099a4:	9b03      	ldr	r3, [sp, #12]
 80099a6:	e00d      	b.n	80099c4 <__gethex+0x27c>
 80099a8:	9b03      	ldr	r3, [sp, #12]
 80099aa:	9a06      	ldr	r2, [sp, #24]
 80099ac:	4413      	add	r3, r2
 80099ae:	42bb      	cmp	r3, r7
 80099b0:	d3e0      	bcc.n	8009974 <__gethex+0x22c>
 80099b2:	4618      	mov	r0, r3
 80099b4:	9901      	ldr	r1, [sp, #4]
 80099b6:	9307      	str	r3, [sp, #28]
 80099b8:	4652      	mov	r2, sl
 80099ba:	f001 fa95 	bl	800aee8 <strncmp>
 80099be:	9b07      	ldr	r3, [sp, #28]
 80099c0:	2800      	cmp	r0, #0
 80099c2:	d1d7      	bne.n	8009974 <__gethex+0x22c>
 80099c4:	461e      	mov	r6, r3
 80099c6:	e78b      	b.n	80098e0 <__gethex+0x198>
 80099c8:	f04f 0a03 	mov.w	sl, #3
 80099cc:	e7b8      	b.n	8009940 <__gethex+0x1f8>
 80099ce:	da0a      	bge.n	80099e6 <__gethex+0x29e>
 80099d0:	1a37      	subs	r7, r6, r0
 80099d2:	4621      	mov	r1, r4
 80099d4:	ee18 0a10 	vmov	r0, s16
 80099d8:	463a      	mov	r2, r7
 80099da:	f000 fc49 	bl	800a270 <__lshift>
 80099de:	1bed      	subs	r5, r5, r7
 80099e0:	4604      	mov	r4, r0
 80099e2:	f100 0914 	add.w	r9, r0, #20
 80099e6:	f04f 0a00 	mov.w	sl, #0
 80099ea:	e7ae      	b.n	800994a <__gethex+0x202>
 80099ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80099f0:	42a8      	cmp	r0, r5
 80099f2:	dd72      	ble.n	8009ada <__gethex+0x392>
 80099f4:	1b45      	subs	r5, r0, r5
 80099f6:	42ae      	cmp	r6, r5
 80099f8:	dc36      	bgt.n	8009a68 <__gethex+0x320>
 80099fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d02a      	beq.n	8009a58 <__gethex+0x310>
 8009a02:	2b03      	cmp	r3, #3
 8009a04:	d02c      	beq.n	8009a60 <__gethex+0x318>
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d11c      	bne.n	8009a44 <__gethex+0x2fc>
 8009a0a:	42ae      	cmp	r6, r5
 8009a0c:	d11a      	bne.n	8009a44 <__gethex+0x2fc>
 8009a0e:	2e01      	cmp	r6, #1
 8009a10:	d112      	bne.n	8009a38 <__gethex+0x2f0>
 8009a12:	9a04      	ldr	r2, [sp, #16]
 8009a14:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009a18:	6013      	str	r3, [r2, #0]
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	6123      	str	r3, [r4, #16]
 8009a1e:	f8c9 3000 	str.w	r3, [r9]
 8009a22:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a24:	2762      	movs	r7, #98	; 0x62
 8009a26:	601c      	str	r4, [r3, #0]
 8009a28:	e723      	b.n	8009872 <__gethex+0x12a>
 8009a2a:	bf00      	nop
 8009a2c:	0800c59c 	.word	0x0800c59c
 8009a30:	0800c524 	.word	0x0800c524
 8009a34:	0800c535 	.word	0x0800c535
 8009a38:	1e71      	subs	r1, r6, #1
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f000 fe5c 	bl	800a6f8 <__any_on>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	d1e6      	bne.n	8009a12 <__gethex+0x2ca>
 8009a44:	ee18 0a10 	vmov	r0, s16
 8009a48:	4621      	mov	r1, r4
 8009a4a:	f000 f9f5 	bl	8009e38 <_Bfree>
 8009a4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a50:	2300      	movs	r3, #0
 8009a52:	6013      	str	r3, [r2, #0]
 8009a54:	2750      	movs	r7, #80	; 0x50
 8009a56:	e70c      	b.n	8009872 <__gethex+0x12a>
 8009a58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1f2      	bne.n	8009a44 <__gethex+0x2fc>
 8009a5e:	e7d8      	b.n	8009a12 <__gethex+0x2ca>
 8009a60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1d5      	bne.n	8009a12 <__gethex+0x2ca>
 8009a66:	e7ed      	b.n	8009a44 <__gethex+0x2fc>
 8009a68:	1e6f      	subs	r7, r5, #1
 8009a6a:	f1ba 0f00 	cmp.w	sl, #0
 8009a6e:	d131      	bne.n	8009ad4 <__gethex+0x38c>
 8009a70:	b127      	cbz	r7, 8009a7c <__gethex+0x334>
 8009a72:	4639      	mov	r1, r7
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 fe3f 	bl	800a6f8 <__any_on>
 8009a7a:	4682      	mov	sl, r0
 8009a7c:	117b      	asrs	r3, r7, #5
 8009a7e:	2101      	movs	r1, #1
 8009a80:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009a84:	f007 071f 	and.w	r7, r7, #31
 8009a88:	fa01 f707 	lsl.w	r7, r1, r7
 8009a8c:	421f      	tst	r7, r3
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4620      	mov	r0, r4
 8009a92:	bf18      	it	ne
 8009a94:	f04a 0a02 	orrne.w	sl, sl, #2
 8009a98:	1b76      	subs	r6, r6, r5
 8009a9a:	f7ff fded 	bl	8009678 <rshift>
 8009a9e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009aa2:	2702      	movs	r7, #2
 8009aa4:	f1ba 0f00 	cmp.w	sl, #0
 8009aa8:	d048      	beq.n	8009b3c <__gethex+0x3f4>
 8009aaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d015      	beq.n	8009ade <__gethex+0x396>
 8009ab2:	2b03      	cmp	r3, #3
 8009ab4:	d017      	beq.n	8009ae6 <__gethex+0x39e>
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	d109      	bne.n	8009ace <__gethex+0x386>
 8009aba:	f01a 0f02 	tst.w	sl, #2
 8009abe:	d006      	beq.n	8009ace <__gethex+0x386>
 8009ac0:	f8d9 0000 	ldr.w	r0, [r9]
 8009ac4:	ea4a 0a00 	orr.w	sl, sl, r0
 8009ac8:	f01a 0f01 	tst.w	sl, #1
 8009acc:	d10e      	bne.n	8009aec <__gethex+0x3a4>
 8009ace:	f047 0710 	orr.w	r7, r7, #16
 8009ad2:	e033      	b.n	8009b3c <__gethex+0x3f4>
 8009ad4:	f04f 0a01 	mov.w	sl, #1
 8009ad8:	e7d0      	b.n	8009a7c <__gethex+0x334>
 8009ada:	2701      	movs	r7, #1
 8009adc:	e7e2      	b.n	8009aa4 <__gethex+0x35c>
 8009ade:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ae0:	f1c3 0301 	rsb	r3, r3, #1
 8009ae4:	9315      	str	r3, [sp, #84]	; 0x54
 8009ae6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0f0      	beq.n	8009ace <__gethex+0x386>
 8009aec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009af0:	f104 0314 	add.w	r3, r4, #20
 8009af4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009af8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009afc:	f04f 0c00 	mov.w	ip, #0
 8009b00:	4618      	mov	r0, r3
 8009b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b06:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009b0a:	d01c      	beq.n	8009b46 <__gethex+0x3fe>
 8009b0c:	3201      	adds	r2, #1
 8009b0e:	6002      	str	r2, [r0, #0]
 8009b10:	2f02      	cmp	r7, #2
 8009b12:	f104 0314 	add.w	r3, r4, #20
 8009b16:	d13f      	bne.n	8009b98 <__gethex+0x450>
 8009b18:	f8d8 2000 	ldr.w	r2, [r8]
 8009b1c:	3a01      	subs	r2, #1
 8009b1e:	42b2      	cmp	r2, r6
 8009b20:	d10a      	bne.n	8009b38 <__gethex+0x3f0>
 8009b22:	1171      	asrs	r1, r6, #5
 8009b24:	2201      	movs	r2, #1
 8009b26:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b2a:	f006 061f 	and.w	r6, r6, #31
 8009b2e:	fa02 f606 	lsl.w	r6, r2, r6
 8009b32:	421e      	tst	r6, r3
 8009b34:	bf18      	it	ne
 8009b36:	4617      	movne	r7, r2
 8009b38:	f047 0720 	orr.w	r7, r7, #32
 8009b3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b3e:	601c      	str	r4, [r3, #0]
 8009b40:	9b04      	ldr	r3, [sp, #16]
 8009b42:	601d      	str	r5, [r3, #0]
 8009b44:	e695      	b.n	8009872 <__gethex+0x12a>
 8009b46:	4299      	cmp	r1, r3
 8009b48:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b4c:	d8d8      	bhi.n	8009b00 <__gethex+0x3b8>
 8009b4e:	68a3      	ldr	r3, [r4, #8]
 8009b50:	459b      	cmp	fp, r3
 8009b52:	db19      	blt.n	8009b88 <__gethex+0x440>
 8009b54:	6861      	ldr	r1, [r4, #4]
 8009b56:	ee18 0a10 	vmov	r0, s16
 8009b5a:	3101      	adds	r1, #1
 8009b5c:	f000 f92c 	bl	8009db8 <_Balloc>
 8009b60:	4681      	mov	r9, r0
 8009b62:	b918      	cbnz	r0, 8009b6c <__gethex+0x424>
 8009b64:	4b1a      	ldr	r3, [pc, #104]	; (8009bd0 <__gethex+0x488>)
 8009b66:	4602      	mov	r2, r0
 8009b68:	2184      	movs	r1, #132	; 0x84
 8009b6a:	e6a8      	b.n	80098be <__gethex+0x176>
 8009b6c:	6922      	ldr	r2, [r4, #16]
 8009b6e:	3202      	adds	r2, #2
 8009b70:	f104 010c 	add.w	r1, r4, #12
 8009b74:	0092      	lsls	r2, r2, #2
 8009b76:	300c      	adds	r0, #12
 8009b78:	f7fd f8f6 	bl	8006d68 <memcpy>
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	ee18 0a10 	vmov	r0, s16
 8009b82:	f000 f959 	bl	8009e38 <_Bfree>
 8009b86:	464c      	mov	r4, r9
 8009b88:	6923      	ldr	r3, [r4, #16]
 8009b8a:	1c5a      	adds	r2, r3, #1
 8009b8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b90:	6122      	str	r2, [r4, #16]
 8009b92:	2201      	movs	r2, #1
 8009b94:	615a      	str	r2, [r3, #20]
 8009b96:	e7bb      	b.n	8009b10 <__gethex+0x3c8>
 8009b98:	6922      	ldr	r2, [r4, #16]
 8009b9a:	455a      	cmp	r2, fp
 8009b9c:	dd0b      	ble.n	8009bb6 <__gethex+0x46e>
 8009b9e:	2101      	movs	r1, #1
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f7ff fd69 	bl	8009678 <rshift>
 8009ba6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009baa:	3501      	adds	r5, #1
 8009bac:	42ab      	cmp	r3, r5
 8009bae:	f6ff aed0 	blt.w	8009952 <__gethex+0x20a>
 8009bb2:	2701      	movs	r7, #1
 8009bb4:	e7c0      	b.n	8009b38 <__gethex+0x3f0>
 8009bb6:	f016 061f 	ands.w	r6, r6, #31
 8009bba:	d0fa      	beq.n	8009bb2 <__gethex+0x46a>
 8009bbc:	4453      	add	r3, sl
 8009bbe:	f1c6 0620 	rsb	r6, r6, #32
 8009bc2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009bc6:	f000 f9e9 	bl	8009f9c <__hi0bits>
 8009bca:	42b0      	cmp	r0, r6
 8009bcc:	dbe7      	blt.n	8009b9e <__gethex+0x456>
 8009bce:	e7f0      	b.n	8009bb2 <__gethex+0x46a>
 8009bd0:	0800c524 	.word	0x0800c524

08009bd4 <L_shift>:
 8009bd4:	f1c2 0208 	rsb	r2, r2, #8
 8009bd8:	0092      	lsls	r2, r2, #2
 8009bda:	b570      	push	{r4, r5, r6, lr}
 8009bdc:	f1c2 0620 	rsb	r6, r2, #32
 8009be0:	6843      	ldr	r3, [r0, #4]
 8009be2:	6804      	ldr	r4, [r0, #0]
 8009be4:	fa03 f506 	lsl.w	r5, r3, r6
 8009be8:	432c      	orrs	r4, r5
 8009bea:	40d3      	lsrs	r3, r2
 8009bec:	6004      	str	r4, [r0, #0]
 8009bee:	f840 3f04 	str.w	r3, [r0, #4]!
 8009bf2:	4288      	cmp	r0, r1
 8009bf4:	d3f4      	bcc.n	8009be0 <L_shift+0xc>
 8009bf6:	bd70      	pop	{r4, r5, r6, pc}

08009bf8 <__match>:
 8009bf8:	b530      	push	{r4, r5, lr}
 8009bfa:	6803      	ldr	r3, [r0, #0]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c02:	b914      	cbnz	r4, 8009c0a <__match+0x12>
 8009c04:	6003      	str	r3, [r0, #0]
 8009c06:	2001      	movs	r0, #1
 8009c08:	bd30      	pop	{r4, r5, pc}
 8009c0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c0e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009c12:	2d19      	cmp	r5, #25
 8009c14:	bf98      	it	ls
 8009c16:	3220      	addls	r2, #32
 8009c18:	42a2      	cmp	r2, r4
 8009c1a:	d0f0      	beq.n	8009bfe <__match+0x6>
 8009c1c:	2000      	movs	r0, #0
 8009c1e:	e7f3      	b.n	8009c08 <__match+0x10>

08009c20 <__hexnan>:
 8009c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c24:	680b      	ldr	r3, [r1, #0]
 8009c26:	115e      	asrs	r6, r3, #5
 8009c28:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c2c:	f013 031f 	ands.w	r3, r3, #31
 8009c30:	b087      	sub	sp, #28
 8009c32:	bf18      	it	ne
 8009c34:	3604      	addne	r6, #4
 8009c36:	2500      	movs	r5, #0
 8009c38:	1f37      	subs	r7, r6, #4
 8009c3a:	4690      	mov	r8, r2
 8009c3c:	6802      	ldr	r2, [r0, #0]
 8009c3e:	9301      	str	r3, [sp, #4]
 8009c40:	4682      	mov	sl, r0
 8009c42:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c46:	46b9      	mov	r9, r7
 8009c48:	463c      	mov	r4, r7
 8009c4a:	9502      	str	r5, [sp, #8]
 8009c4c:	46ab      	mov	fp, r5
 8009c4e:	7851      	ldrb	r1, [r2, #1]
 8009c50:	1c53      	adds	r3, r2, #1
 8009c52:	9303      	str	r3, [sp, #12]
 8009c54:	b341      	cbz	r1, 8009ca8 <__hexnan+0x88>
 8009c56:	4608      	mov	r0, r1
 8009c58:	9205      	str	r2, [sp, #20]
 8009c5a:	9104      	str	r1, [sp, #16]
 8009c5c:	f7ff fd5e 	bl	800971c <__hexdig_fun>
 8009c60:	2800      	cmp	r0, #0
 8009c62:	d14f      	bne.n	8009d04 <__hexnan+0xe4>
 8009c64:	9904      	ldr	r1, [sp, #16]
 8009c66:	9a05      	ldr	r2, [sp, #20]
 8009c68:	2920      	cmp	r1, #32
 8009c6a:	d818      	bhi.n	8009c9e <__hexnan+0x7e>
 8009c6c:	9b02      	ldr	r3, [sp, #8]
 8009c6e:	459b      	cmp	fp, r3
 8009c70:	dd13      	ble.n	8009c9a <__hexnan+0x7a>
 8009c72:	454c      	cmp	r4, r9
 8009c74:	d206      	bcs.n	8009c84 <__hexnan+0x64>
 8009c76:	2d07      	cmp	r5, #7
 8009c78:	dc04      	bgt.n	8009c84 <__hexnan+0x64>
 8009c7a:	462a      	mov	r2, r5
 8009c7c:	4649      	mov	r1, r9
 8009c7e:	4620      	mov	r0, r4
 8009c80:	f7ff ffa8 	bl	8009bd4 <L_shift>
 8009c84:	4544      	cmp	r4, r8
 8009c86:	d950      	bls.n	8009d2a <__hexnan+0x10a>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f1a4 0904 	sub.w	r9, r4, #4
 8009c8e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c92:	f8cd b008 	str.w	fp, [sp, #8]
 8009c96:	464c      	mov	r4, r9
 8009c98:	461d      	mov	r5, r3
 8009c9a:	9a03      	ldr	r2, [sp, #12]
 8009c9c:	e7d7      	b.n	8009c4e <__hexnan+0x2e>
 8009c9e:	2929      	cmp	r1, #41	; 0x29
 8009ca0:	d156      	bne.n	8009d50 <__hexnan+0x130>
 8009ca2:	3202      	adds	r2, #2
 8009ca4:	f8ca 2000 	str.w	r2, [sl]
 8009ca8:	f1bb 0f00 	cmp.w	fp, #0
 8009cac:	d050      	beq.n	8009d50 <__hexnan+0x130>
 8009cae:	454c      	cmp	r4, r9
 8009cb0:	d206      	bcs.n	8009cc0 <__hexnan+0xa0>
 8009cb2:	2d07      	cmp	r5, #7
 8009cb4:	dc04      	bgt.n	8009cc0 <__hexnan+0xa0>
 8009cb6:	462a      	mov	r2, r5
 8009cb8:	4649      	mov	r1, r9
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f7ff ff8a 	bl	8009bd4 <L_shift>
 8009cc0:	4544      	cmp	r4, r8
 8009cc2:	d934      	bls.n	8009d2e <__hexnan+0x10e>
 8009cc4:	f1a8 0204 	sub.w	r2, r8, #4
 8009cc8:	4623      	mov	r3, r4
 8009cca:	f853 1b04 	ldr.w	r1, [r3], #4
 8009cce:	f842 1f04 	str.w	r1, [r2, #4]!
 8009cd2:	429f      	cmp	r7, r3
 8009cd4:	d2f9      	bcs.n	8009cca <__hexnan+0xaa>
 8009cd6:	1b3b      	subs	r3, r7, r4
 8009cd8:	f023 0303 	bic.w	r3, r3, #3
 8009cdc:	3304      	adds	r3, #4
 8009cde:	3401      	adds	r4, #1
 8009ce0:	3e03      	subs	r6, #3
 8009ce2:	42b4      	cmp	r4, r6
 8009ce4:	bf88      	it	hi
 8009ce6:	2304      	movhi	r3, #4
 8009ce8:	4443      	add	r3, r8
 8009cea:	2200      	movs	r2, #0
 8009cec:	f843 2b04 	str.w	r2, [r3], #4
 8009cf0:	429f      	cmp	r7, r3
 8009cf2:	d2fb      	bcs.n	8009cec <__hexnan+0xcc>
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	b91b      	cbnz	r3, 8009d00 <__hexnan+0xe0>
 8009cf8:	4547      	cmp	r7, r8
 8009cfa:	d127      	bne.n	8009d4c <__hexnan+0x12c>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	603b      	str	r3, [r7, #0]
 8009d00:	2005      	movs	r0, #5
 8009d02:	e026      	b.n	8009d52 <__hexnan+0x132>
 8009d04:	3501      	adds	r5, #1
 8009d06:	2d08      	cmp	r5, #8
 8009d08:	f10b 0b01 	add.w	fp, fp, #1
 8009d0c:	dd06      	ble.n	8009d1c <__hexnan+0xfc>
 8009d0e:	4544      	cmp	r4, r8
 8009d10:	d9c3      	bls.n	8009c9a <__hexnan+0x7a>
 8009d12:	2300      	movs	r3, #0
 8009d14:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d18:	2501      	movs	r5, #1
 8009d1a:	3c04      	subs	r4, #4
 8009d1c:	6822      	ldr	r2, [r4, #0]
 8009d1e:	f000 000f 	and.w	r0, r0, #15
 8009d22:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009d26:	6022      	str	r2, [r4, #0]
 8009d28:	e7b7      	b.n	8009c9a <__hexnan+0x7a>
 8009d2a:	2508      	movs	r5, #8
 8009d2c:	e7b5      	b.n	8009c9a <__hexnan+0x7a>
 8009d2e:	9b01      	ldr	r3, [sp, #4]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d0df      	beq.n	8009cf4 <__hexnan+0xd4>
 8009d34:	f04f 32ff 	mov.w	r2, #4294967295
 8009d38:	f1c3 0320 	rsb	r3, r3, #32
 8009d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8009d40:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009d44:	401a      	ands	r2, r3
 8009d46:	f846 2c04 	str.w	r2, [r6, #-4]
 8009d4a:	e7d3      	b.n	8009cf4 <__hexnan+0xd4>
 8009d4c:	3f04      	subs	r7, #4
 8009d4e:	e7d1      	b.n	8009cf4 <__hexnan+0xd4>
 8009d50:	2004      	movs	r0, #4
 8009d52:	b007      	add	sp, #28
 8009d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d58 <_localeconv_r>:
 8009d58:	4800      	ldr	r0, [pc, #0]	; (8009d5c <_localeconv_r+0x4>)
 8009d5a:	4770      	bx	lr
 8009d5c:	200001f4 	.word	0x200001f4

08009d60 <_lseek_r>:
 8009d60:	b538      	push	{r3, r4, r5, lr}
 8009d62:	4d07      	ldr	r5, [pc, #28]	; (8009d80 <_lseek_r+0x20>)
 8009d64:	4604      	mov	r4, r0
 8009d66:	4608      	mov	r0, r1
 8009d68:	4611      	mov	r1, r2
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	602a      	str	r2, [r5, #0]
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f7f8 fcda 	bl	8002728 <_lseek>
 8009d74:	1c43      	adds	r3, r0, #1
 8009d76:	d102      	bne.n	8009d7e <_lseek_r+0x1e>
 8009d78:	682b      	ldr	r3, [r5, #0]
 8009d7a:	b103      	cbz	r3, 8009d7e <_lseek_r+0x1e>
 8009d7c:	6023      	str	r3, [r4, #0]
 8009d7e:	bd38      	pop	{r3, r4, r5, pc}
 8009d80:	20000a58 	.word	0x20000a58

08009d84 <malloc>:
 8009d84:	4b02      	ldr	r3, [pc, #8]	; (8009d90 <malloc+0xc>)
 8009d86:	4601      	mov	r1, r0
 8009d88:	6818      	ldr	r0, [r3, #0]
 8009d8a:	f000 bd59 	b.w	800a840 <_malloc_r>
 8009d8e:	bf00      	nop
 8009d90:	2000009c 	.word	0x2000009c

08009d94 <__ascii_mbtowc>:
 8009d94:	b082      	sub	sp, #8
 8009d96:	b901      	cbnz	r1, 8009d9a <__ascii_mbtowc+0x6>
 8009d98:	a901      	add	r1, sp, #4
 8009d9a:	b142      	cbz	r2, 8009dae <__ascii_mbtowc+0x1a>
 8009d9c:	b14b      	cbz	r3, 8009db2 <__ascii_mbtowc+0x1e>
 8009d9e:	7813      	ldrb	r3, [r2, #0]
 8009da0:	600b      	str	r3, [r1, #0]
 8009da2:	7812      	ldrb	r2, [r2, #0]
 8009da4:	1e10      	subs	r0, r2, #0
 8009da6:	bf18      	it	ne
 8009da8:	2001      	movne	r0, #1
 8009daa:	b002      	add	sp, #8
 8009dac:	4770      	bx	lr
 8009dae:	4610      	mov	r0, r2
 8009db0:	e7fb      	b.n	8009daa <__ascii_mbtowc+0x16>
 8009db2:	f06f 0001 	mvn.w	r0, #1
 8009db6:	e7f8      	b.n	8009daa <__ascii_mbtowc+0x16>

08009db8 <_Balloc>:
 8009db8:	b570      	push	{r4, r5, r6, lr}
 8009dba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009dbc:	4604      	mov	r4, r0
 8009dbe:	460d      	mov	r5, r1
 8009dc0:	b976      	cbnz	r6, 8009de0 <_Balloc+0x28>
 8009dc2:	2010      	movs	r0, #16
 8009dc4:	f7ff ffde 	bl	8009d84 <malloc>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	6260      	str	r0, [r4, #36]	; 0x24
 8009dcc:	b920      	cbnz	r0, 8009dd8 <_Balloc+0x20>
 8009dce:	4b18      	ldr	r3, [pc, #96]	; (8009e30 <_Balloc+0x78>)
 8009dd0:	4818      	ldr	r0, [pc, #96]	; (8009e34 <_Balloc+0x7c>)
 8009dd2:	2166      	movs	r1, #102	; 0x66
 8009dd4:	f7fe fd96 	bl	8008904 <__assert_func>
 8009dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ddc:	6006      	str	r6, [r0, #0]
 8009dde:	60c6      	str	r6, [r0, #12]
 8009de0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009de2:	68f3      	ldr	r3, [r6, #12]
 8009de4:	b183      	cbz	r3, 8009e08 <_Balloc+0x50>
 8009de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dee:	b9b8      	cbnz	r0, 8009e20 <_Balloc+0x68>
 8009df0:	2101      	movs	r1, #1
 8009df2:	fa01 f605 	lsl.w	r6, r1, r5
 8009df6:	1d72      	adds	r2, r6, #5
 8009df8:	0092      	lsls	r2, r2, #2
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	f000 fc9d 	bl	800a73a <_calloc_r>
 8009e00:	b160      	cbz	r0, 8009e1c <_Balloc+0x64>
 8009e02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e06:	e00e      	b.n	8009e26 <_Balloc+0x6e>
 8009e08:	2221      	movs	r2, #33	; 0x21
 8009e0a:	2104      	movs	r1, #4
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	f000 fc94 	bl	800a73a <_calloc_r>
 8009e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e14:	60f0      	str	r0, [r6, #12]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d1e4      	bne.n	8009de6 <_Balloc+0x2e>
 8009e1c:	2000      	movs	r0, #0
 8009e1e:	bd70      	pop	{r4, r5, r6, pc}
 8009e20:	6802      	ldr	r2, [r0, #0]
 8009e22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e26:	2300      	movs	r3, #0
 8009e28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e2c:	e7f7      	b.n	8009e1e <_Balloc+0x66>
 8009e2e:	bf00      	nop
 8009e30:	0800c4b2 	.word	0x0800c4b2
 8009e34:	0800c5b0 	.word	0x0800c5b0

08009e38 <_Bfree>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e3c:	4605      	mov	r5, r0
 8009e3e:	460c      	mov	r4, r1
 8009e40:	b976      	cbnz	r6, 8009e60 <_Bfree+0x28>
 8009e42:	2010      	movs	r0, #16
 8009e44:	f7ff ff9e 	bl	8009d84 <malloc>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	6268      	str	r0, [r5, #36]	; 0x24
 8009e4c:	b920      	cbnz	r0, 8009e58 <_Bfree+0x20>
 8009e4e:	4b09      	ldr	r3, [pc, #36]	; (8009e74 <_Bfree+0x3c>)
 8009e50:	4809      	ldr	r0, [pc, #36]	; (8009e78 <_Bfree+0x40>)
 8009e52:	218a      	movs	r1, #138	; 0x8a
 8009e54:	f7fe fd56 	bl	8008904 <__assert_func>
 8009e58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e5c:	6006      	str	r6, [r0, #0]
 8009e5e:	60c6      	str	r6, [r0, #12]
 8009e60:	b13c      	cbz	r4, 8009e72 <_Bfree+0x3a>
 8009e62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e64:	6862      	ldr	r2, [r4, #4]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e6c:	6021      	str	r1, [r4, #0]
 8009e6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e72:	bd70      	pop	{r4, r5, r6, pc}
 8009e74:	0800c4b2 	.word	0x0800c4b2
 8009e78:	0800c5b0 	.word	0x0800c5b0

08009e7c <__multadd>:
 8009e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e80:	690d      	ldr	r5, [r1, #16]
 8009e82:	4607      	mov	r7, r0
 8009e84:	460c      	mov	r4, r1
 8009e86:	461e      	mov	r6, r3
 8009e88:	f101 0c14 	add.w	ip, r1, #20
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	f8dc 3000 	ldr.w	r3, [ip]
 8009e92:	b299      	uxth	r1, r3
 8009e94:	fb02 6101 	mla	r1, r2, r1, r6
 8009e98:	0c1e      	lsrs	r6, r3, #16
 8009e9a:	0c0b      	lsrs	r3, r1, #16
 8009e9c:	fb02 3306 	mla	r3, r2, r6, r3
 8009ea0:	b289      	uxth	r1, r1
 8009ea2:	3001      	adds	r0, #1
 8009ea4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ea8:	4285      	cmp	r5, r0
 8009eaa:	f84c 1b04 	str.w	r1, [ip], #4
 8009eae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009eb2:	dcec      	bgt.n	8009e8e <__multadd+0x12>
 8009eb4:	b30e      	cbz	r6, 8009efa <__multadd+0x7e>
 8009eb6:	68a3      	ldr	r3, [r4, #8]
 8009eb8:	42ab      	cmp	r3, r5
 8009eba:	dc19      	bgt.n	8009ef0 <__multadd+0x74>
 8009ebc:	6861      	ldr	r1, [r4, #4]
 8009ebe:	4638      	mov	r0, r7
 8009ec0:	3101      	adds	r1, #1
 8009ec2:	f7ff ff79 	bl	8009db8 <_Balloc>
 8009ec6:	4680      	mov	r8, r0
 8009ec8:	b928      	cbnz	r0, 8009ed6 <__multadd+0x5a>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	4b0c      	ldr	r3, [pc, #48]	; (8009f00 <__multadd+0x84>)
 8009ece:	480d      	ldr	r0, [pc, #52]	; (8009f04 <__multadd+0x88>)
 8009ed0:	21b5      	movs	r1, #181	; 0xb5
 8009ed2:	f7fe fd17 	bl	8008904 <__assert_func>
 8009ed6:	6922      	ldr	r2, [r4, #16]
 8009ed8:	3202      	adds	r2, #2
 8009eda:	f104 010c 	add.w	r1, r4, #12
 8009ede:	0092      	lsls	r2, r2, #2
 8009ee0:	300c      	adds	r0, #12
 8009ee2:	f7fc ff41 	bl	8006d68 <memcpy>
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	4638      	mov	r0, r7
 8009eea:	f7ff ffa5 	bl	8009e38 <_Bfree>
 8009eee:	4644      	mov	r4, r8
 8009ef0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ef4:	3501      	adds	r5, #1
 8009ef6:	615e      	str	r6, [r3, #20]
 8009ef8:	6125      	str	r5, [r4, #16]
 8009efa:	4620      	mov	r0, r4
 8009efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f00:	0800c524 	.word	0x0800c524
 8009f04:	0800c5b0 	.word	0x0800c5b0

08009f08 <__s2b>:
 8009f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f0c:	460c      	mov	r4, r1
 8009f0e:	4615      	mov	r5, r2
 8009f10:	461f      	mov	r7, r3
 8009f12:	2209      	movs	r2, #9
 8009f14:	3308      	adds	r3, #8
 8009f16:	4606      	mov	r6, r0
 8009f18:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f1c:	2100      	movs	r1, #0
 8009f1e:	2201      	movs	r2, #1
 8009f20:	429a      	cmp	r2, r3
 8009f22:	db09      	blt.n	8009f38 <__s2b+0x30>
 8009f24:	4630      	mov	r0, r6
 8009f26:	f7ff ff47 	bl	8009db8 <_Balloc>
 8009f2a:	b940      	cbnz	r0, 8009f3e <__s2b+0x36>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	4b19      	ldr	r3, [pc, #100]	; (8009f94 <__s2b+0x8c>)
 8009f30:	4819      	ldr	r0, [pc, #100]	; (8009f98 <__s2b+0x90>)
 8009f32:	21ce      	movs	r1, #206	; 0xce
 8009f34:	f7fe fce6 	bl	8008904 <__assert_func>
 8009f38:	0052      	lsls	r2, r2, #1
 8009f3a:	3101      	adds	r1, #1
 8009f3c:	e7f0      	b.n	8009f20 <__s2b+0x18>
 8009f3e:	9b08      	ldr	r3, [sp, #32]
 8009f40:	6143      	str	r3, [r0, #20]
 8009f42:	2d09      	cmp	r5, #9
 8009f44:	f04f 0301 	mov.w	r3, #1
 8009f48:	6103      	str	r3, [r0, #16]
 8009f4a:	dd16      	ble.n	8009f7a <__s2b+0x72>
 8009f4c:	f104 0909 	add.w	r9, r4, #9
 8009f50:	46c8      	mov	r8, r9
 8009f52:	442c      	add	r4, r5
 8009f54:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009f58:	4601      	mov	r1, r0
 8009f5a:	3b30      	subs	r3, #48	; 0x30
 8009f5c:	220a      	movs	r2, #10
 8009f5e:	4630      	mov	r0, r6
 8009f60:	f7ff ff8c 	bl	8009e7c <__multadd>
 8009f64:	45a0      	cmp	r8, r4
 8009f66:	d1f5      	bne.n	8009f54 <__s2b+0x4c>
 8009f68:	f1a5 0408 	sub.w	r4, r5, #8
 8009f6c:	444c      	add	r4, r9
 8009f6e:	1b2d      	subs	r5, r5, r4
 8009f70:	1963      	adds	r3, r4, r5
 8009f72:	42bb      	cmp	r3, r7
 8009f74:	db04      	blt.n	8009f80 <__s2b+0x78>
 8009f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f7a:	340a      	adds	r4, #10
 8009f7c:	2509      	movs	r5, #9
 8009f7e:	e7f6      	b.n	8009f6e <__s2b+0x66>
 8009f80:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f84:	4601      	mov	r1, r0
 8009f86:	3b30      	subs	r3, #48	; 0x30
 8009f88:	220a      	movs	r2, #10
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f7ff ff76 	bl	8009e7c <__multadd>
 8009f90:	e7ee      	b.n	8009f70 <__s2b+0x68>
 8009f92:	bf00      	nop
 8009f94:	0800c524 	.word	0x0800c524
 8009f98:	0800c5b0 	.word	0x0800c5b0

08009f9c <__hi0bits>:
 8009f9c:	0c03      	lsrs	r3, r0, #16
 8009f9e:	041b      	lsls	r3, r3, #16
 8009fa0:	b9d3      	cbnz	r3, 8009fd8 <__hi0bits+0x3c>
 8009fa2:	0400      	lsls	r0, r0, #16
 8009fa4:	2310      	movs	r3, #16
 8009fa6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009faa:	bf04      	itt	eq
 8009fac:	0200      	lsleq	r0, r0, #8
 8009fae:	3308      	addeq	r3, #8
 8009fb0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009fb4:	bf04      	itt	eq
 8009fb6:	0100      	lsleq	r0, r0, #4
 8009fb8:	3304      	addeq	r3, #4
 8009fba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009fbe:	bf04      	itt	eq
 8009fc0:	0080      	lsleq	r0, r0, #2
 8009fc2:	3302      	addeq	r3, #2
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	db05      	blt.n	8009fd4 <__hi0bits+0x38>
 8009fc8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009fcc:	f103 0301 	add.w	r3, r3, #1
 8009fd0:	bf08      	it	eq
 8009fd2:	2320      	moveq	r3, #32
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	4770      	bx	lr
 8009fd8:	2300      	movs	r3, #0
 8009fda:	e7e4      	b.n	8009fa6 <__hi0bits+0xa>

08009fdc <__lo0bits>:
 8009fdc:	6803      	ldr	r3, [r0, #0]
 8009fde:	f013 0207 	ands.w	r2, r3, #7
 8009fe2:	4601      	mov	r1, r0
 8009fe4:	d00b      	beq.n	8009ffe <__lo0bits+0x22>
 8009fe6:	07da      	lsls	r2, r3, #31
 8009fe8:	d423      	bmi.n	800a032 <__lo0bits+0x56>
 8009fea:	0798      	lsls	r0, r3, #30
 8009fec:	bf49      	itett	mi
 8009fee:	085b      	lsrmi	r3, r3, #1
 8009ff0:	089b      	lsrpl	r3, r3, #2
 8009ff2:	2001      	movmi	r0, #1
 8009ff4:	600b      	strmi	r3, [r1, #0]
 8009ff6:	bf5c      	itt	pl
 8009ff8:	600b      	strpl	r3, [r1, #0]
 8009ffa:	2002      	movpl	r0, #2
 8009ffc:	4770      	bx	lr
 8009ffe:	b298      	uxth	r0, r3
 800a000:	b9a8      	cbnz	r0, 800a02e <__lo0bits+0x52>
 800a002:	0c1b      	lsrs	r3, r3, #16
 800a004:	2010      	movs	r0, #16
 800a006:	b2da      	uxtb	r2, r3
 800a008:	b90a      	cbnz	r2, 800a00e <__lo0bits+0x32>
 800a00a:	3008      	adds	r0, #8
 800a00c:	0a1b      	lsrs	r3, r3, #8
 800a00e:	071a      	lsls	r2, r3, #28
 800a010:	bf04      	itt	eq
 800a012:	091b      	lsreq	r3, r3, #4
 800a014:	3004      	addeq	r0, #4
 800a016:	079a      	lsls	r2, r3, #30
 800a018:	bf04      	itt	eq
 800a01a:	089b      	lsreq	r3, r3, #2
 800a01c:	3002      	addeq	r0, #2
 800a01e:	07da      	lsls	r2, r3, #31
 800a020:	d403      	bmi.n	800a02a <__lo0bits+0x4e>
 800a022:	085b      	lsrs	r3, r3, #1
 800a024:	f100 0001 	add.w	r0, r0, #1
 800a028:	d005      	beq.n	800a036 <__lo0bits+0x5a>
 800a02a:	600b      	str	r3, [r1, #0]
 800a02c:	4770      	bx	lr
 800a02e:	4610      	mov	r0, r2
 800a030:	e7e9      	b.n	800a006 <__lo0bits+0x2a>
 800a032:	2000      	movs	r0, #0
 800a034:	4770      	bx	lr
 800a036:	2020      	movs	r0, #32
 800a038:	4770      	bx	lr
	...

0800a03c <__i2b>:
 800a03c:	b510      	push	{r4, lr}
 800a03e:	460c      	mov	r4, r1
 800a040:	2101      	movs	r1, #1
 800a042:	f7ff feb9 	bl	8009db8 <_Balloc>
 800a046:	4602      	mov	r2, r0
 800a048:	b928      	cbnz	r0, 800a056 <__i2b+0x1a>
 800a04a:	4b05      	ldr	r3, [pc, #20]	; (800a060 <__i2b+0x24>)
 800a04c:	4805      	ldr	r0, [pc, #20]	; (800a064 <__i2b+0x28>)
 800a04e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a052:	f7fe fc57 	bl	8008904 <__assert_func>
 800a056:	2301      	movs	r3, #1
 800a058:	6144      	str	r4, [r0, #20]
 800a05a:	6103      	str	r3, [r0, #16]
 800a05c:	bd10      	pop	{r4, pc}
 800a05e:	bf00      	nop
 800a060:	0800c524 	.word	0x0800c524
 800a064:	0800c5b0 	.word	0x0800c5b0

0800a068 <__multiply>:
 800a068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a06c:	4691      	mov	r9, r2
 800a06e:	690a      	ldr	r2, [r1, #16]
 800a070:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a074:	429a      	cmp	r2, r3
 800a076:	bfb8      	it	lt
 800a078:	460b      	movlt	r3, r1
 800a07a:	460c      	mov	r4, r1
 800a07c:	bfbc      	itt	lt
 800a07e:	464c      	movlt	r4, r9
 800a080:	4699      	movlt	r9, r3
 800a082:	6927      	ldr	r7, [r4, #16]
 800a084:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a088:	68a3      	ldr	r3, [r4, #8]
 800a08a:	6861      	ldr	r1, [r4, #4]
 800a08c:	eb07 060a 	add.w	r6, r7, sl
 800a090:	42b3      	cmp	r3, r6
 800a092:	b085      	sub	sp, #20
 800a094:	bfb8      	it	lt
 800a096:	3101      	addlt	r1, #1
 800a098:	f7ff fe8e 	bl	8009db8 <_Balloc>
 800a09c:	b930      	cbnz	r0, 800a0ac <__multiply+0x44>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	4b44      	ldr	r3, [pc, #272]	; (800a1b4 <__multiply+0x14c>)
 800a0a2:	4845      	ldr	r0, [pc, #276]	; (800a1b8 <__multiply+0x150>)
 800a0a4:	f240 115d 	movw	r1, #349	; 0x15d
 800a0a8:	f7fe fc2c 	bl	8008904 <__assert_func>
 800a0ac:	f100 0514 	add.w	r5, r0, #20
 800a0b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a0b4:	462b      	mov	r3, r5
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	4543      	cmp	r3, r8
 800a0ba:	d321      	bcc.n	800a100 <__multiply+0x98>
 800a0bc:	f104 0314 	add.w	r3, r4, #20
 800a0c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a0c4:	f109 0314 	add.w	r3, r9, #20
 800a0c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a0cc:	9202      	str	r2, [sp, #8]
 800a0ce:	1b3a      	subs	r2, r7, r4
 800a0d0:	3a15      	subs	r2, #21
 800a0d2:	f022 0203 	bic.w	r2, r2, #3
 800a0d6:	3204      	adds	r2, #4
 800a0d8:	f104 0115 	add.w	r1, r4, #21
 800a0dc:	428f      	cmp	r7, r1
 800a0de:	bf38      	it	cc
 800a0e0:	2204      	movcc	r2, #4
 800a0e2:	9201      	str	r2, [sp, #4]
 800a0e4:	9a02      	ldr	r2, [sp, #8]
 800a0e6:	9303      	str	r3, [sp, #12]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d80c      	bhi.n	800a106 <__multiply+0x9e>
 800a0ec:	2e00      	cmp	r6, #0
 800a0ee:	dd03      	ble.n	800a0f8 <__multiply+0x90>
 800a0f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d05a      	beq.n	800a1ae <__multiply+0x146>
 800a0f8:	6106      	str	r6, [r0, #16]
 800a0fa:	b005      	add	sp, #20
 800a0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a100:	f843 2b04 	str.w	r2, [r3], #4
 800a104:	e7d8      	b.n	800a0b8 <__multiply+0x50>
 800a106:	f8b3 a000 	ldrh.w	sl, [r3]
 800a10a:	f1ba 0f00 	cmp.w	sl, #0
 800a10e:	d024      	beq.n	800a15a <__multiply+0xf2>
 800a110:	f104 0e14 	add.w	lr, r4, #20
 800a114:	46a9      	mov	r9, r5
 800a116:	f04f 0c00 	mov.w	ip, #0
 800a11a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a11e:	f8d9 1000 	ldr.w	r1, [r9]
 800a122:	fa1f fb82 	uxth.w	fp, r2
 800a126:	b289      	uxth	r1, r1
 800a128:	fb0a 110b 	mla	r1, sl, fp, r1
 800a12c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a130:	f8d9 2000 	ldr.w	r2, [r9]
 800a134:	4461      	add	r1, ip
 800a136:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a13a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a13e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a142:	b289      	uxth	r1, r1
 800a144:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a148:	4577      	cmp	r7, lr
 800a14a:	f849 1b04 	str.w	r1, [r9], #4
 800a14e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a152:	d8e2      	bhi.n	800a11a <__multiply+0xb2>
 800a154:	9a01      	ldr	r2, [sp, #4]
 800a156:	f845 c002 	str.w	ip, [r5, r2]
 800a15a:	9a03      	ldr	r2, [sp, #12]
 800a15c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a160:	3304      	adds	r3, #4
 800a162:	f1b9 0f00 	cmp.w	r9, #0
 800a166:	d020      	beq.n	800a1aa <__multiply+0x142>
 800a168:	6829      	ldr	r1, [r5, #0]
 800a16a:	f104 0c14 	add.w	ip, r4, #20
 800a16e:	46ae      	mov	lr, r5
 800a170:	f04f 0a00 	mov.w	sl, #0
 800a174:	f8bc b000 	ldrh.w	fp, [ip]
 800a178:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a17c:	fb09 220b 	mla	r2, r9, fp, r2
 800a180:	4492      	add	sl, r2
 800a182:	b289      	uxth	r1, r1
 800a184:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a188:	f84e 1b04 	str.w	r1, [lr], #4
 800a18c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a190:	f8be 1000 	ldrh.w	r1, [lr]
 800a194:	0c12      	lsrs	r2, r2, #16
 800a196:	fb09 1102 	mla	r1, r9, r2, r1
 800a19a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a19e:	4567      	cmp	r7, ip
 800a1a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a1a4:	d8e6      	bhi.n	800a174 <__multiply+0x10c>
 800a1a6:	9a01      	ldr	r2, [sp, #4]
 800a1a8:	50a9      	str	r1, [r5, r2]
 800a1aa:	3504      	adds	r5, #4
 800a1ac:	e79a      	b.n	800a0e4 <__multiply+0x7c>
 800a1ae:	3e01      	subs	r6, #1
 800a1b0:	e79c      	b.n	800a0ec <__multiply+0x84>
 800a1b2:	bf00      	nop
 800a1b4:	0800c524 	.word	0x0800c524
 800a1b8:	0800c5b0 	.word	0x0800c5b0

0800a1bc <__pow5mult>:
 800a1bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c0:	4615      	mov	r5, r2
 800a1c2:	f012 0203 	ands.w	r2, r2, #3
 800a1c6:	4606      	mov	r6, r0
 800a1c8:	460f      	mov	r7, r1
 800a1ca:	d007      	beq.n	800a1dc <__pow5mult+0x20>
 800a1cc:	4c25      	ldr	r4, [pc, #148]	; (800a264 <__pow5mult+0xa8>)
 800a1ce:	3a01      	subs	r2, #1
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1d6:	f7ff fe51 	bl	8009e7c <__multadd>
 800a1da:	4607      	mov	r7, r0
 800a1dc:	10ad      	asrs	r5, r5, #2
 800a1de:	d03d      	beq.n	800a25c <__pow5mult+0xa0>
 800a1e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a1e2:	b97c      	cbnz	r4, 800a204 <__pow5mult+0x48>
 800a1e4:	2010      	movs	r0, #16
 800a1e6:	f7ff fdcd 	bl	8009d84 <malloc>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	6270      	str	r0, [r6, #36]	; 0x24
 800a1ee:	b928      	cbnz	r0, 800a1fc <__pow5mult+0x40>
 800a1f0:	4b1d      	ldr	r3, [pc, #116]	; (800a268 <__pow5mult+0xac>)
 800a1f2:	481e      	ldr	r0, [pc, #120]	; (800a26c <__pow5mult+0xb0>)
 800a1f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a1f8:	f7fe fb84 	bl	8008904 <__assert_func>
 800a1fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a200:	6004      	str	r4, [r0, #0]
 800a202:	60c4      	str	r4, [r0, #12]
 800a204:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a208:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a20c:	b94c      	cbnz	r4, 800a222 <__pow5mult+0x66>
 800a20e:	f240 2171 	movw	r1, #625	; 0x271
 800a212:	4630      	mov	r0, r6
 800a214:	f7ff ff12 	bl	800a03c <__i2b>
 800a218:	2300      	movs	r3, #0
 800a21a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a21e:	4604      	mov	r4, r0
 800a220:	6003      	str	r3, [r0, #0]
 800a222:	f04f 0900 	mov.w	r9, #0
 800a226:	07eb      	lsls	r3, r5, #31
 800a228:	d50a      	bpl.n	800a240 <__pow5mult+0x84>
 800a22a:	4639      	mov	r1, r7
 800a22c:	4622      	mov	r2, r4
 800a22e:	4630      	mov	r0, r6
 800a230:	f7ff ff1a 	bl	800a068 <__multiply>
 800a234:	4639      	mov	r1, r7
 800a236:	4680      	mov	r8, r0
 800a238:	4630      	mov	r0, r6
 800a23a:	f7ff fdfd 	bl	8009e38 <_Bfree>
 800a23e:	4647      	mov	r7, r8
 800a240:	106d      	asrs	r5, r5, #1
 800a242:	d00b      	beq.n	800a25c <__pow5mult+0xa0>
 800a244:	6820      	ldr	r0, [r4, #0]
 800a246:	b938      	cbnz	r0, 800a258 <__pow5mult+0x9c>
 800a248:	4622      	mov	r2, r4
 800a24a:	4621      	mov	r1, r4
 800a24c:	4630      	mov	r0, r6
 800a24e:	f7ff ff0b 	bl	800a068 <__multiply>
 800a252:	6020      	str	r0, [r4, #0]
 800a254:	f8c0 9000 	str.w	r9, [r0]
 800a258:	4604      	mov	r4, r0
 800a25a:	e7e4      	b.n	800a226 <__pow5mult+0x6a>
 800a25c:	4638      	mov	r0, r7
 800a25e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a262:	bf00      	nop
 800a264:	0800c700 	.word	0x0800c700
 800a268:	0800c4b2 	.word	0x0800c4b2
 800a26c:	0800c5b0 	.word	0x0800c5b0

0800a270 <__lshift>:
 800a270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a274:	460c      	mov	r4, r1
 800a276:	6849      	ldr	r1, [r1, #4]
 800a278:	6923      	ldr	r3, [r4, #16]
 800a27a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a27e:	68a3      	ldr	r3, [r4, #8]
 800a280:	4607      	mov	r7, r0
 800a282:	4691      	mov	r9, r2
 800a284:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a288:	f108 0601 	add.w	r6, r8, #1
 800a28c:	42b3      	cmp	r3, r6
 800a28e:	db0b      	blt.n	800a2a8 <__lshift+0x38>
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff fd91 	bl	8009db8 <_Balloc>
 800a296:	4605      	mov	r5, r0
 800a298:	b948      	cbnz	r0, 800a2ae <__lshift+0x3e>
 800a29a:	4602      	mov	r2, r0
 800a29c:	4b2a      	ldr	r3, [pc, #168]	; (800a348 <__lshift+0xd8>)
 800a29e:	482b      	ldr	r0, [pc, #172]	; (800a34c <__lshift+0xdc>)
 800a2a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a2a4:	f7fe fb2e 	bl	8008904 <__assert_func>
 800a2a8:	3101      	adds	r1, #1
 800a2aa:	005b      	lsls	r3, r3, #1
 800a2ac:	e7ee      	b.n	800a28c <__lshift+0x1c>
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	f100 0114 	add.w	r1, r0, #20
 800a2b4:	f100 0210 	add.w	r2, r0, #16
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	4553      	cmp	r3, sl
 800a2bc:	db37      	blt.n	800a32e <__lshift+0xbe>
 800a2be:	6920      	ldr	r0, [r4, #16]
 800a2c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2c4:	f104 0314 	add.w	r3, r4, #20
 800a2c8:	f019 091f 	ands.w	r9, r9, #31
 800a2cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a2d4:	d02f      	beq.n	800a336 <__lshift+0xc6>
 800a2d6:	f1c9 0e20 	rsb	lr, r9, #32
 800a2da:	468a      	mov	sl, r1
 800a2dc:	f04f 0c00 	mov.w	ip, #0
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	fa02 f209 	lsl.w	r2, r2, r9
 800a2e6:	ea42 020c 	orr.w	r2, r2, ip
 800a2ea:	f84a 2b04 	str.w	r2, [sl], #4
 800a2ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2f2:	4298      	cmp	r0, r3
 800a2f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a2f8:	d8f2      	bhi.n	800a2e0 <__lshift+0x70>
 800a2fa:	1b03      	subs	r3, r0, r4
 800a2fc:	3b15      	subs	r3, #21
 800a2fe:	f023 0303 	bic.w	r3, r3, #3
 800a302:	3304      	adds	r3, #4
 800a304:	f104 0215 	add.w	r2, r4, #21
 800a308:	4290      	cmp	r0, r2
 800a30a:	bf38      	it	cc
 800a30c:	2304      	movcc	r3, #4
 800a30e:	f841 c003 	str.w	ip, [r1, r3]
 800a312:	f1bc 0f00 	cmp.w	ip, #0
 800a316:	d001      	beq.n	800a31c <__lshift+0xac>
 800a318:	f108 0602 	add.w	r6, r8, #2
 800a31c:	3e01      	subs	r6, #1
 800a31e:	4638      	mov	r0, r7
 800a320:	612e      	str	r6, [r5, #16]
 800a322:	4621      	mov	r1, r4
 800a324:	f7ff fd88 	bl	8009e38 <_Bfree>
 800a328:	4628      	mov	r0, r5
 800a32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a32e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a332:	3301      	adds	r3, #1
 800a334:	e7c1      	b.n	800a2ba <__lshift+0x4a>
 800a336:	3904      	subs	r1, #4
 800a338:	f853 2b04 	ldr.w	r2, [r3], #4
 800a33c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a340:	4298      	cmp	r0, r3
 800a342:	d8f9      	bhi.n	800a338 <__lshift+0xc8>
 800a344:	e7ea      	b.n	800a31c <__lshift+0xac>
 800a346:	bf00      	nop
 800a348:	0800c524 	.word	0x0800c524
 800a34c:	0800c5b0 	.word	0x0800c5b0

0800a350 <__mcmp>:
 800a350:	b530      	push	{r4, r5, lr}
 800a352:	6902      	ldr	r2, [r0, #16]
 800a354:	690c      	ldr	r4, [r1, #16]
 800a356:	1b12      	subs	r2, r2, r4
 800a358:	d10e      	bne.n	800a378 <__mcmp+0x28>
 800a35a:	f100 0314 	add.w	r3, r0, #20
 800a35e:	3114      	adds	r1, #20
 800a360:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a364:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a368:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a36c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a370:	42a5      	cmp	r5, r4
 800a372:	d003      	beq.n	800a37c <__mcmp+0x2c>
 800a374:	d305      	bcc.n	800a382 <__mcmp+0x32>
 800a376:	2201      	movs	r2, #1
 800a378:	4610      	mov	r0, r2
 800a37a:	bd30      	pop	{r4, r5, pc}
 800a37c:	4283      	cmp	r3, r0
 800a37e:	d3f3      	bcc.n	800a368 <__mcmp+0x18>
 800a380:	e7fa      	b.n	800a378 <__mcmp+0x28>
 800a382:	f04f 32ff 	mov.w	r2, #4294967295
 800a386:	e7f7      	b.n	800a378 <__mcmp+0x28>

0800a388 <__mdiff>:
 800a388:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a38c:	460c      	mov	r4, r1
 800a38e:	4606      	mov	r6, r0
 800a390:	4611      	mov	r1, r2
 800a392:	4620      	mov	r0, r4
 800a394:	4690      	mov	r8, r2
 800a396:	f7ff ffdb 	bl	800a350 <__mcmp>
 800a39a:	1e05      	subs	r5, r0, #0
 800a39c:	d110      	bne.n	800a3c0 <__mdiff+0x38>
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f7ff fd09 	bl	8009db8 <_Balloc>
 800a3a6:	b930      	cbnz	r0, 800a3b6 <__mdiff+0x2e>
 800a3a8:	4b3a      	ldr	r3, [pc, #232]	; (800a494 <__mdiff+0x10c>)
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	f240 2132 	movw	r1, #562	; 0x232
 800a3b0:	4839      	ldr	r0, [pc, #228]	; (800a498 <__mdiff+0x110>)
 800a3b2:	f7fe faa7 	bl	8008904 <__assert_func>
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c0:	bfa4      	itt	ge
 800a3c2:	4643      	movge	r3, r8
 800a3c4:	46a0      	movge	r8, r4
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a3cc:	bfa6      	itte	ge
 800a3ce:	461c      	movge	r4, r3
 800a3d0:	2500      	movge	r5, #0
 800a3d2:	2501      	movlt	r5, #1
 800a3d4:	f7ff fcf0 	bl	8009db8 <_Balloc>
 800a3d8:	b920      	cbnz	r0, 800a3e4 <__mdiff+0x5c>
 800a3da:	4b2e      	ldr	r3, [pc, #184]	; (800a494 <__mdiff+0x10c>)
 800a3dc:	4602      	mov	r2, r0
 800a3de:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3e2:	e7e5      	b.n	800a3b0 <__mdiff+0x28>
 800a3e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a3e8:	6926      	ldr	r6, [r4, #16]
 800a3ea:	60c5      	str	r5, [r0, #12]
 800a3ec:	f104 0914 	add.w	r9, r4, #20
 800a3f0:	f108 0514 	add.w	r5, r8, #20
 800a3f4:	f100 0e14 	add.w	lr, r0, #20
 800a3f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a3fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a400:	f108 0210 	add.w	r2, r8, #16
 800a404:	46f2      	mov	sl, lr
 800a406:	2100      	movs	r1, #0
 800a408:	f859 3b04 	ldr.w	r3, [r9], #4
 800a40c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a410:	fa1f f883 	uxth.w	r8, r3
 800a414:	fa11 f18b 	uxtah	r1, r1, fp
 800a418:	0c1b      	lsrs	r3, r3, #16
 800a41a:	eba1 0808 	sub.w	r8, r1, r8
 800a41e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a422:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a426:	fa1f f888 	uxth.w	r8, r8
 800a42a:	1419      	asrs	r1, r3, #16
 800a42c:	454e      	cmp	r6, r9
 800a42e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a432:	f84a 3b04 	str.w	r3, [sl], #4
 800a436:	d8e7      	bhi.n	800a408 <__mdiff+0x80>
 800a438:	1b33      	subs	r3, r6, r4
 800a43a:	3b15      	subs	r3, #21
 800a43c:	f023 0303 	bic.w	r3, r3, #3
 800a440:	3304      	adds	r3, #4
 800a442:	3415      	adds	r4, #21
 800a444:	42a6      	cmp	r6, r4
 800a446:	bf38      	it	cc
 800a448:	2304      	movcc	r3, #4
 800a44a:	441d      	add	r5, r3
 800a44c:	4473      	add	r3, lr
 800a44e:	469e      	mov	lr, r3
 800a450:	462e      	mov	r6, r5
 800a452:	4566      	cmp	r6, ip
 800a454:	d30e      	bcc.n	800a474 <__mdiff+0xec>
 800a456:	f10c 0203 	add.w	r2, ip, #3
 800a45a:	1b52      	subs	r2, r2, r5
 800a45c:	f022 0203 	bic.w	r2, r2, #3
 800a460:	3d03      	subs	r5, #3
 800a462:	45ac      	cmp	ip, r5
 800a464:	bf38      	it	cc
 800a466:	2200      	movcc	r2, #0
 800a468:	441a      	add	r2, r3
 800a46a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a46e:	b17b      	cbz	r3, 800a490 <__mdiff+0x108>
 800a470:	6107      	str	r7, [r0, #16]
 800a472:	e7a3      	b.n	800a3bc <__mdiff+0x34>
 800a474:	f856 8b04 	ldr.w	r8, [r6], #4
 800a478:	fa11 f288 	uxtah	r2, r1, r8
 800a47c:	1414      	asrs	r4, r2, #16
 800a47e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a482:	b292      	uxth	r2, r2
 800a484:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a488:	f84e 2b04 	str.w	r2, [lr], #4
 800a48c:	1421      	asrs	r1, r4, #16
 800a48e:	e7e0      	b.n	800a452 <__mdiff+0xca>
 800a490:	3f01      	subs	r7, #1
 800a492:	e7ea      	b.n	800a46a <__mdiff+0xe2>
 800a494:	0800c524 	.word	0x0800c524
 800a498:	0800c5b0 	.word	0x0800c5b0

0800a49c <__ulp>:
 800a49c:	b082      	sub	sp, #8
 800a49e:	ed8d 0b00 	vstr	d0, [sp]
 800a4a2:	9b01      	ldr	r3, [sp, #4]
 800a4a4:	4912      	ldr	r1, [pc, #72]	; (800a4f0 <__ulp+0x54>)
 800a4a6:	4019      	ands	r1, r3
 800a4a8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a4ac:	2900      	cmp	r1, #0
 800a4ae:	dd05      	ble.n	800a4bc <__ulp+0x20>
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	ec43 2b10 	vmov	d0, r2, r3
 800a4b8:	b002      	add	sp, #8
 800a4ba:	4770      	bx	lr
 800a4bc:	4249      	negs	r1, r1
 800a4be:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a4c2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a4c6:	f04f 0200 	mov.w	r2, #0
 800a4ca:	f04f 0300 	mov.w	r3, #0
 800a4ce:	da04      	bge.n	800a4da <__ulp+0x3e>
 800a4d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a4d4:	fa41 f300 	asr.w	r3, r1, r0
 800a4d8:	e7ec      	b.n	800a4b4 <__ulp+0x18>
 800a4da:	f1a0 0114 	sub.w	r1, r0, #20
 800a4de:	291e      	cmp	r1, #30
 800a4e0:	bfda      	itte	le
 800a4e2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a4e6:	fa20 f101 	lsrle.w	r1, r0, r1
 800a4ea:	2101      	movgt	r1, #1
 800a4ec:	460a      	mov	r2, r1
 800a4ee:	e7e1      	b.n	800a4b4 <__ulp+0x18>
 800a4f0:	7ff00000 	.word	0x7ff00000

0800a4f4 <__b2d>:
 800a4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f6:	6905      	ldr	r5, [r0, #16]
 800a4f8:	f100 0714 	add.w	r7, r0, #20
 800a4fc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a500:	1f2e      	subs	r6, r5, #4
 800a502:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a506:	4620      	mov	r0, r4
 800a508:	f7ff fd48 	bl	8009f9c <__hi0bits>
 800a50c:	f1c0 0320 	rsb	r3, r0, #32
 800a510:	280a      	cmp	r0, #10
 800a512:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a590 <__b2d+0x9c>
 800a516:	600b      	str	r3, [r1, #0]
 800a518:	dc14      	bgt.n	800a544 <__b2d+0x50>
 800a51a:	f1c0 0e0b 	rsb	lr, r0, #11
 800a51e:	fa24 f10e 	lsr.w	r1, r4, lr
 800a522:	42b7      	cmp	r7, r6
 800a524:	ea41 030c 	orr.w	r3, r1, ip
 800a528:	bf34      	ite	cc
 800a52a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a52e:	2100      	movcs	r1, #0
 800a530:	3015      	adds	r0, #21
 800a532:	fa04 f000 	lsl.w	r0, r4, r0
 800a536:	fa21 f10e 	lsr.w	r1, r1, lr
 800a53a:	ea40 0201 	orr.w	r2, r0, r1
 800a53e:	ec43 2b10 	vmov	d0, r2, r3
 800a542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a544:	42b7      	cmp	r7, r6
 800a546:	bf3a      	itte	cc
 800a548:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a54c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a550:	2100      	movcs	r1, #0
 800a552:	380b      	subs	r0, #11
 800a554:	d017      	beq.n	800a586 <__b2d+0x92>
 800a556:	f1c0 0c20 	rsb	ip, r0, #32
 800a55a:	fa04 f500 	lsl.w	r5, r4, r0
 800a55e:	42be      	cmp	r6, r7
 800a560:	fa21 f40c 	lsr.w	r4, r1, ip
 800a564:	ea45 0504 	orr.w	r5, r5, r4
 800a568:	bf8c      	ite	hi
 800a56a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a56e:	2400      	movls	r4, #0
 800a570:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a574:	fa01 f000 	lsl.w	r0, r1, r0
 800a578:	fa24 f40c 	lsr.w	r4, r4, ip
 800a57c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a580:	ea40 0204 	orr.w	r2, r0, r4
 800a584:	e7db      	b.n	800a53e <__b2d+0x4a>
 800a586:	ea44 030c 	orr.w	r3, r4, ip
 800a58a:	460a      	mov	r2, r1
 800a58c:	e7d7      	b.n	800a53e <__b2d+0x4a>
 800a58e:	bf00      	nop
 800a590:	3ff00000 	.word	0x3ff00000

0800a594 <__d2b>:
 800a594:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a598:	4689      	mov	r9, r1
 800a59a:	2101      	movs	r1, #1
 800a59c:	ec57 6b10 	vmov	r6, r7, d0
 800a5a0:	4690      	mov	r8, r2
 800a5a2:	f7ff fc09 	bl	8009db8 <_Balloc>
 800a5a6:	4604      	mov	r4, r0
 800a5a8:	b930      	cbnz	r0, 800a5b8 <__d2b+0x24>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	4b25      	ldr	r3, [pc, #148]	; (800a644 <__d2b+0xb0>)
 800a5ae:	4826      	ldr	r0, [pc, #152]	; (800a648 <__d2b+0xb4>)
 800a5b0:	f240 310a 	movw	r1, #778	; 0x30a
 800a5b4:	f7fe f9a6 	bl	8008904 <__assert_func>
 800a5b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a5bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5c0:	bb35      	cbnz	r5, 800a610 <__d2b+0x7c>
 800a5c2:	2e00      	cmp	r6, #0
 800a5c4:	9301      	str	r3, [sp, #4]
 800a5c6:	d028      	beq.n	800a61a <__d2b+0x86>
 800a5c8:	4668      	mov	r0, sp
 800a5ca:	9600      	str	r6, [sp, #0]
 800a5cc:	f7ff fd06 	bl	8009fdc <__lo0bits>
 800a5d0:	9900      	ldr	r1, [sp, #0]
 800a5d2:	b300      	cbz	r0, 800a616 <__d2b+0x82>
 800a5d4:	9a01      	ldr	r2, [sp, #4]
 800a5d6:	f1c0 0320 	rsb	r3, r0, #32
 800a5da:	fa02 f303 	lsl.w	r3, r2, r3
 800a5de:	430b      	orrs	r3, r1
 800a5e0:	40c2      	lsrs	r2, r0
 800a5e2:	6163      	str	r3, [r4, #20]
 800a5e4:	9201      	str	r2, [sp, #4]
 800a5e6:	9b01      	ldr	r3, [sp, #4]
 800a5e8:	61a3      	str	r3, [r4, #24]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	bf14      	ite	ne
 800a5ee:	2202      	movne	r2, #2
 800a5f0:	2201      	moveq	r2, #1
 800a5f2:	6122      	str	r2, [r4, #16]
 800a5f4:	b1d5      	cbz	r5, 800a62c <__d2b+0x98>
 800a5f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a5fa:	4405      	add	r5, r0
 800a5fc:	f8c9 5000 	str.w	r5, [r9]
 800a600:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a604:	f8c8 0000 	str.w	r0, [r8]
 800a608:	4620      	mov	r0, r4
 800a60a:	b003      	add	sp, #12
 800a60c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a610:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a614:	e7d5      	b.n	800a5c2 <__d2b+0x2e>
 800a616:	6161      	str	r1, [r4, #20]
 800a618:	e7e5      	b.n	800a5e6 <__d2b+0x52>
 800a61a:	a801      	add	r0, sp, #4
 800a61c:	f7ff fcde 	bl	8009fdc <__lo0bits>
 800a620:	9b01      	ldr	r3, [sp, #4]
 800a622:	6163      	str	r3, [r4, #20]
 800a624:	2201      	movs	r2, #1
 800a626:	6122      	str	r2, [r4, #16]
 800a628:	3020      	adds	r0, #32
 800a62a:	e7e3      	b.n	800a5f4 <__d2b+0x60>
 800a62c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a630:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a634:	f8c9 0000 	str.w	r0, [r9]
 800a638:	6918      	ldr	r0, [r3, #16]
 800a63a:	f7ff fcaf 	bl	8009f9c <__hi0bits>
 800a63e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a642:	e7df      	b.n	800a604 <__d2b+0x70>
 800a644:	0800c524 	.word	0x0800c524
 800a648:	0800c5b0 	.word	0x0800c5b0

0800a64c <__ratio>:
 800a64c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a650:	4688      	mov	r8, r1
 800a652:	4669      	mov	r1, sp
 800a654:	4681      	mov	r9, r0
 800a656:	f7ff ff4d 	bl	800a4f4 <__b2d>
 800a65a:	a901      	add	r1, sp, #4
 800a65c:	4640      	mov	r0, r8
 800a65e:	ec55 4b10 	vmov	r4, r5, d0
 800a662:	f7ff ff47 	bl	800a4f4 <__b2d>
 800a666:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a66a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a66e:	eba3 0c02 	sub.w	ip, r3, r2
 800a672:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a676:	1a9b      	subs	r3, r3, r2
 800a678:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a67c:	ec51 0b10 	vmov	r0, r1, d0
 800a680:	2b00      	cmp	r3, #0
 800a682:	bfd6      	itet	le
 800a684:	460a      	movle	r2, r1
 800a686:	462a      	movgt	r2, r5
 800a688:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a68c:	468b      	mov	fp, r1
 800a68e:	462f      	mov	r7, r5
 800a690:	bfd4      	ite	le
 800a692:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a696:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a69a:	4620      	mov	r0, r4
 800a69c:	ee10 2a10 	vmov	r2, s0
 800a6a0:	465b      	mov	r3, fp
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	f7f6 f8d2 	bl	800084c <__aeabi_ddiv>
 800a6a8:	ec41 0b10 	vmov	d0, r0, r1
 800a6ac:	b003      	add	sp, #12
 800a6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a6b2 <__copybits>:
 800a6b2:	3901      	subs	r1, #1
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	1149      	asrs	r1, r1, #5
 800a6b8:	6914      	ldr	r4, [r2, #16]
 800a6ba:	3101      	adds	r1, #1
 800a6bc:	f102 0314 	add.w	r3, r2, #20
 800a6c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a6c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a6c8:	1f05      	subs	r5, r0, #4
 800a6ca:	42a3      	cmp	r3, r4
 800a6cc:	d30c      	bcc.n	800a6e8 <__copybits+0x36>
 800a6ce:	1aa3      	subs	r3, r4, r2
 800a6d0:	3b11      	subs	r3, #17
 800a6d2:	f023 0303 	bic.w	r3, r3, #3
 800a6d6:	3211      	adds	r2, #17
 800a6d8:	42a2      	cmp	r2, r4
 800a6da:	bf88      	it	hi
 800a6dc:	2300      	movhi	r3, #0
 800a6de:	4418      	add	r0, r3
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	4288      	cmp	r0, r1
 800a6e4:	d305      	bcc.n	800a6f2 <__copybits+0x40>
 800a6e6:	bd70      	pop	{r4, r5, r6, pc}
 800a6e8:	f853 6b04 	ldr.w	r6, [r3], #4
 800a6ec:	f845 6f04 	str.w	r6, [r5, #4]!
 800a6f0:	e7eb      	b.n	800a6ca <__copybits+0x18>
 800a6f2:	f840 3b04 	str.w	r3, [r0], #4
 800a6f6:	e7f4      	b.n	800a6e2 <__copybits+0x30>

0800a6f8 <__any_on>:
 800a6f8:	f100 0214 	add.w	r2, r0, #20
 800a6fc:	6900      	ldr	r0, [r0, #16]
 800a6fe:	114b      	asrs	r3, r1, #5
 800a700:	4298      	cmp	r0, r3
 800a702:	b510      	push	{r4, lr}
 800a704:	db11      	blt.n	800a72a <__any_on+0x32>
 800a706:	dd0a      	ble.n	800a71e <__any_on+0x26>
 800a708:	f011 011f 	ands.w	r1, r1, #31
 800a70c:	d007      	beq.n	800a71e <__any_on+0x26>
 800a70e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a712:	fa24 f001 	lsr.w	r0, r4, r1
 800a716:	fa00 f101 	lsl.w	r1, r0, r1
 800a71a:	428c      	cmp	r4, r1
 800a71c:	d10b      	bne.n	800a736 <__any_on+0x3e>
 800a71e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a722:	4293      	cmp	r3, r2
 800a724:	d803      	bhi.n	800a72e <__any_on+0x36>
 800a726:	2000      	movs	r0, #0
 800a728:	bd10      	pop	{r4, pc}
 800a72a:	4603      	mov	r3, r0
 800a72c:	e7f7      	b.n	800a71e <__any_on+0x26>
 800a72e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a732:	2900      	cmp	r1, #0
 800a734:	d0f5      	beq.n	800a722 <__any_on+0x2a>
 800a736:	2001      	movs	r0, #1
 800a738:	e7f6      	b.n	800a728 <__any_on+0x30>

0800a73a <_calloc_r>:
 800a73a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a73c:	fba1 2402 	umull	r2, r4, r1, r2
 800a740:	b94c      	cbnz	r4, 800a756 <_calloc_r+0x1c>
 800a742:	4611      	mov	r1, r2
 800a744:	9201      	str	r2, [sp, #4]
 800a746:	f000 f87b 	bl	800a840 <_malloc_r>
 800a74a:	9a01      	ldr	r2, [sp, #4]
 800a74c:	4605      	mov	r5, r0
 800a74e:	b930      	cbnz	r0, 800a75e <_calloc_r+0x24>
 800a750:	4628      	mov	r0, r5
 800a752:	b003      	add	sp, #12
 800a754:	bd30      	pop	{r4, r5, pc}
 800a756:	220c      	movs	r2, #12
 800a758:	6002      	str	r2, [r0, #0]
 800a75a:	2500      	movs	r5, #0
 800a75c:	e7f8      	b.n	800a750 <_calloc_r+0x16>
 800a75e:	4621      	mov	r1, r4
 800a760:	f7fc fb10 	bl	8006d84 <memset>
 800a764:	e7f4      	b.n	800a750 <_calloc_r+0x16>
	...

0800a768 <_free_r>:
 800a768:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a76a:	2900      	cmp	r1, #0
 800a76c:	d044      	beq.n	800a7f8 <_free_r+0x90>
 800a76e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a772:	9001      	str	r0, [sp, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	f1a1 0404 	sub.w	r4, r1, #4
 800a77a:	bfb8      	it	lt
 800a77c:	18e4      	addlt	r4, r4, r3
 800a77e:	f000 fed7 	bl	800b530 <__malloc_lock>
 800a782:	4a1e      	ldr	r2, [pc, #120]	; (800a7fc <_free_r+0x94>)
 800a784:	9801      	ldr	r0, [sp, #4]
 800a786:	6813      	ldr	r3, [r2, #0]
 800a788:	b933      	cbnz	r3, 800a798 <_free_r+0x30>
 800a78a:	6063      	str	r3, [r4, #4]
 800a78c:	6014      	str	r4, [r2, #0]
 800a78e:	b003      	add	sp, #12
 800a790:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a794:	f000 bed2 	b.w	800b53c <__malloc_unlock>
 800a798:	42a3      	cmp	r3, r4
 800a79a:	d908      	bls.n	800a7ae <_free_r+0x46>
 800a79c:	6825      	ldr	r5, [r4, #0]
 800a79e:	1961      	adds	r1, r4, r5
 800a7a0:	428b      	cmp	r3, r1
 800a7a2:	bf01      	itttt	eq
 800a7a4:	6819      	ldreq	r1, [r3, #0]
 800a7a6:	685b      	ldreq	r3, [r3, #4]
 800a7a8:	1949      	addeq	r1, r1, r5
 800a7aa:	6021      	streq	r1, [r4, #0]
 800a7ac:	e7ed      	b.n	800a78a <_free_r+0x22>
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	b10b      	cbz	r3, 800a7b8 <_free_r+0x50>
 800a7b4:	42a3      	cmp	r3, r4
 800a7b6:	d9fa      	bls.n	800a7ae <_free_r+0x46>
 800a7b8:	6811      	ldr	r1, [r2, #0]
 800a7ba:	1855      	adds	r5, r2, r1
 800a7bc:	42a5      	cmp	r5, r4
 800a7be:	d10b      	bne.n	800a7d8 <_free_r+0x70>
 800a7c0:	6824      	ldr	r4, [r4, #0]
 800a7c2:	4421      	add	r1, r4
 800a7c4:	1854      	adds	r4, r2, r1
 800a7c6:	42a3      	cmp	r3, r4
 800a7c8:	6011      	str	r1, [r2, #0]
 800a7ca:	d1e0      	bne.n	800a78e <_free_r+0x26>
 800a7cc:	681c      	ldr	r4, [r3, #0]
 800a7ce:	685b      	ldr	r3, [r3, #4]
 800a7d0:	6053      	str	r3, [r2, #4]
 800a7d2:	4421      	add	r1, r4
 800a7d4:	6011      	str	r1, [r2, #0]
 800a7d6:	e7da      	b.n	800a78e <_free_r+0x26>
 800a7d8:	d902      	bls.n	800a7e0 <_free_r+0x78>
 800a7da:	230c      	movs	r3, #12
 800a7dc:	6003      	str	r3, [r0, #0]
 800a7de:	e7d6      	b.n	800a78e <_free_r+0x26>
 800a7e0:	6825      	ldr	r5, [r4, #0]
 800a7e2:	1961      	adds	r1, r4, r5
 800a7e4:	428b      	cmp	r3, r1
 800a7e6:	bf04      	itt	eq
 800a7e8:	6819      	ldreq	r1, [r3, #0]
 800a7ea:	685b      	ldreq	r3, [r3, #4]
 800a7ec:	6063      	str	r3, [r4, #4]
 800a7ee:	bf04      	itt	eq
 800a7f0:	1949      	addeq	r1, r1, r5
 800a7f2:	6021      	streq	r1, [r4, #0]
 800a7f4:	6054      	str	r4, [r2, #4]
 800a7f6:	e7ca      	b.n	800a78e <_free_r+0x26>
 800a7f8:	b003      	add	sp, #12
 800a7fa:	bd30      	pop	{r4, r5, pc}
 800a7fc:	20000a50 	.word	0x20000a50

0800a800 <sbrk_aligned>:
 800a800:	b570      	push	{r4, r5, r6, lr}
 800a802:	4e0e      	ldr	r6, [pc, #56]	; (800a83c <sbrk_aligned+0x3c>)
 800a804:	460c      	mov	r4, r1
 800a806:	6831      	ldr	r1, [r6, #0]
 800a808:	4605      	mov	r5, r0
 800a80a:	b911      	cbnz	r1, 800a812 <sbrk_aligned+0x12>
 800a80c:	f000 fb5c 	bl	800aec8 <_sbrk_r>
 800a810:	6030      	str	r0, [r6, #0]
 800a812:	4621      	mov	r1, r4
 800a814:	4628      	mov	r0, r5
 800a816:	f000 fb57 	bl	800aec8 <_sbrk_r>
 800a81a:	1c43      	adds	r3, r0, #1
 800a81c:	d00a      	beq.n	800a834 <sbrk_aligned+0x34>
 800a81e:	1cc4      	adds	r4, r0, #3
 800a820:	f024 0403 	bic.w	r4, r4, #3
 800a824:	42a0      	cmp	r0, r4
 800a826:	d007      	beq.n	800a838 <sbrk_aligned+0x38>
 800a828:	1a21      	subs	r1, r4, r0
 800a82a:	4628      	mov	r0, r5
 800a82c:	f000 fb4c 	bl	800aec8 <_sbrk_r>
 800a830:	3001      	adds	r0, #1
 800a832:	d101      	bne.n	800a838 <sbrk_aligned+0x38>
 800a834:	f04f 34ff 	mov.w	r4, #4294967295
 800a838:	4620      	mov	r0, r4
 800a83a:	bd70      	pop	{r4, r5, r6, pc}
 800a83c:	20000a54 	.word	0x20000a54

0800a840 <_malloc_r>:
 800a840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a844:	1ccd      	adds	r5, r1, #3
 800a846:	f025 0503 	bic.w	r5, r5, #3
 800a84a:	3508      	adds	r5, #8
 800a84c:	2d0c      	cmp	r5, #12
 800a84e:	bf38      	it	cc
 800a850:	250c      	movcc	r5, #12
 800a852:	2d00      	cmp	r5, #0
 800a854:	4607      	mov	r7, r0
 800a856:	db01      	blt.n	800a85c <_malloc_r+0x1c>
 800a858:	42a9      	cmp	r1, r5
 800a85a:	d905      	bls.n	800a868 <_malloc_r+0x28>
 800a85c:	230c      	movs	r3, #12
 800a85e:	603b      	str	r3, [r7, #0]
 800a860:	2600      	movs	r6, #0
 800a862:	4630      	mov	r0, r6
 800a864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a868:	4e2e      	ldr	r6, [pc, #184]	; (800a924 <_malloc_r+0xe4>)
 800a86a:	f000 fe61 	bl	800b530 <__malloc_lock>
 800a86e:	6833      	ldr	r3, [r6, #0]
 800a870:	461c      	mov	r4, r3
 800a872:	bb34      	cbnz	r4, 800a8c2 <_malloc_r+0x82>
 800a874:	4629      	mov	r1, r5
 800a876:	4638      	mov	r0, r7
 800a878:	f7ff ffc2 	bl	800a800 <sbrk_aligned>
 800a87c:	1c43      	adds	r3, r0, #1
 800a87e:	4604      	mov	r4, r0
 800a880:	d14d      	bne.n	800a91e <_malloc_r+0xde>
 800a882:	6834      	ldr	r4, [r6, #0]
 800a884:	4626      	mov	r6, r4
 800a886:	2e00      	cmp	r6, #0
 800a888:	d140      	bne.n	800a90c <_malloc_r+0xcc>
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	4631      	mov	r1, r6
 800a88e:	4638      	mov	r0, r7
 800a890:	eb04 0803 	add.w	r8, r4, r3
 800a894:	f000 fb18 	bl	800aec8 <_sbrk_r>
 800a898:	4580      	cmp	r8, r0
 800a89a:	d13a      	bne.n	800a912 <_malloc_r+0xd2>
 800a89c:	6821      	ldr	r1, [r4, #0]
 800a89e:	3503      	adds	r5, #3
 800a8a0:	1a6d      	subs	r5, r5, r1
 800a8a2:	f025 0503 	bic.w	r5, r5, #3
 800a8a6:	3508      	adds	r5, #8
 800a8a8:	2d0c      	cmp	r5, #12
 800a8aa:	bf38      	it	cc
 800a8ac:	250c      	movcc	r5, #12
 800a8ae:	4629      	mov	r1, r5
 800a8b0:	4638      	mov	r0, r7
 800a8b2:	f7ff ffa5 	bl	800a800 <sbrk_aligned>
 800a8b6:	3001      	adds	r0, #1
 800a8b8:	d02b      	beq.n	800a912 <_malloc_r+0xd2>
 800a8ba:	6823      	ldr	r3, [r4, #0]
 800a8bc:	442b      	add	r3, r5
 800a8be:	6023      	str	r3, [r4, #0]
 800a8c0:	e00e      	b.n	800a8e0 <_malloc_r+0xa0>
 800a8c2:	6822      	ldr	r2, [r4, #0]
 800a8c4:	1b52      	subs	r2, r2, r5
 800a8c6:	d41e      	bmi.n	800a906 <_malloc_r+0xc6>
 800a8c8:	2a0b      	cmp	r2, #11
 800a8ca:	d916      	bls.n	800a8fa <_malloc_r+0xba>
 800a8cc:	1961      	adds	r1, r4, r5
 800a8ce:	42a3      	cmp	r3, r4
 800a8d0:	6025      	str	r5, [r4, #0]
 800a8d2:	bf18      	it	ne
 800a8d4:	6059      	strne	r1, [r3, #4]
 800a8d6:	6863      	ldr	r3, [r4, #4]
 800a8d8:	bf08      	it	eq
 800a8da:	6031      	streq	r1, [r6, #0]
 800a8dc:	5162      	str	r2, [r4, r5]
 800a8de:	604b      	str	r3, [r1, #4]
 800a8e0:	4638      	mov	r0, r7
 800a8e2:	f104 060b 	add.w	r6, r4, #11
 800a8e6:	f000 fe29 	bl	800b53c <__malloc_unlock>
 800a8ea:	f026 0607 	bic.w	r6, r6, #7
 800a8ee:	1d23      	adds	r3, r4, #4
 800a8f0:	1af2      	subs	r2, r6, r3
 800a8f2:	d0b6      	beq.n	800a862 <_malloc_r+0x22>
 800a8f4:	1b9b      	subs	r3, r3, r6
 800a8f6:	50a3      	str	r3, [r4, r2]
 800a8f8:	e7b3      	b.n	800a862 <_malloc_r+0x22>
 800a8fa:	6862      	ldr	r2, [r4, #4]
 800a8fc:	42a3      	cmp	r3, r4
 800a8fe:	bf0c      	ite	eq
 800a900:	6032      	streq	r2, [r6, #0]
 800a902:	605a      	strne	r2, [r3, #4]
 800a904:	e7ec      	b.n	800a8e0 <_malloc_r+0xa0>
 800a906:	4623      	mov	r3, r4
 800a908:	6864      	ldr	r4, [r4, #4]
 800a90a:	e7b2      	b.n	800a872 <_malloc_r+0x32>
 800a90c:	4634      	mov	r4, r6
 800a90e:	6876      	ldr	r6, [r6, #4]
 800a910:	e7b9      	b.n	800a886 <_malloc_r+0x46>
 800a912:	230c      	movs	r3, #12
 800a914:	603b      	str	r3, [r7, #0]
 800a916:	4638      	mov	r0, r7
 800a918:	f000 fe10 	bl	800b53c <__malloc_unlock>
 800a91c:	e7a1      	b.n	800a862 <_malloc_r+0x22>
 800a91e:	6025      	str	r5, [r4, #0]
 800a920:	e7de      	b.n	800a8e0 <_malloc_r+0xa0>
 800a922:	bf00      	nop
 800a924:	20000a50 	.word	0x20000a50

0800a928 <__ssputs_r>:
 800a928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a92c:	688e      	ldr	r6, [r1, #8]
 800a92e:	429e      	cmp	r6, r3
 800a930:	4682      	mov	sl, r0
 800a932:	460c      	mov	r4, r1
 800a934:	4690      	mov	r8, r2
 800a936:	461f      	mov	r7, r3
 800a938:	d838      	bhi.n	800a9ac <__ssputs_r+0x84>
 800a93a:	898a      	ldrh	r2, [r1, #12]
 800a93c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a940:	d032      	beq.n	800a9a8 <__ssputs_r+0x80>
 800a942:	6825      	ldr	r5, [r4, #0]
 800a944:	6909      	ldr	r1, [r1, #16]
 800a946:	eba5 0901 	sub.w	r9, r5, r1
 800a94a:	6965      	ldr	r5, [r4, #20]
 800a94c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a950:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a954:	3301      	adds	r3, #1
 800a956:	444b      	add	r3, r9
 800a958:	106d      	asrs	r5, r5, #1
 800a95a:	429d      	cmp	r5, r3
 800a95c:	bf38      	it	cc
 800a95e:	461d      	movcc	r5, r3
 800a960:	0553      	lsls	r3, r2, #21
 800a962:	d531      	bpl.n	800a9c8 <__ssputs_r+0xa0>
 800a964:	4629      	mov	r1, r5
 800a966:	f7ff ff6b 	bl	800a840 <_malloc_r>
 800a96a:	4606      	mov	r6, r0
 800a96c:	b950      	cbnz	r0, 800a984 <__ssputs_r+0x5c>
 800a96e:	230c      	movs	r3, #12
 800a970:	f8ca 3000 	str.w	r3, [sl]
 800a974:	89a3      	ldrh	r3, [r4, #12]
 800a976:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a97a:	81a3      	strh	r3, [r4, #12]
 800a97c:	f04f 30ff 	mov.w	r0, #4294967295
 800a980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a984:	6921      	ldr	r1, [r4, #16]
 800a986:	464a      	mov	r2, r9
 800a988:	f7fc f9ee 	bl	8006d68 <memcpy>
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a996:	81a3      	strh	r3, [r4, #12]
 800a998:	6126      	str	r6, [r4, #16]
 800a99a:	6165      	str	r5, [r4, #20]
 800a99c:	444e      	add	r6, r9
 800a99e:	eba5 0509 	sub.w	r5, r5, r9
 800a9a2:	6026      	str	r6, [r4, #0]
 800a9a4:	60a5      	str	r5, [r4, #8]
 800a9a6:	463e      	mov	r6, r7
 800a9a8:	42be      	cmp	r6, r7
 800a9aa:	d900      	bls.n	800a9ae <__ssputs_r+0x86>
 800a9ac:	463e      	mov	r6, r7
 800a9ae:	6820      	ldr	r0, [r4, #0]
 800a9b0:	4632      	mov	r2, r6
 800a9b2:	4641      	mov	r1, r8
 800a9b4:	f000 fda2 	bl	800b4fc <memmove>
 800a9b8:	68a3      	ldr	r3, [r4, #8]
 800a9ba:	1b9b      	subs	r3, r3, r6
 800a9bc:	60a3      	str	r3, [r4, #8]
 800a9be:	6823      	ldr	r3, [r4, #0]
 800a9c0:	4433      	add	r3, r6
 800a9c2:	6023      	str	r3, [r4, #0]
 800a9c4:	2000      	movs	r0, #0
 800a9c6:	e7db      	b.n	800a980 <__ssputs_r+0x58>
 800a9c8:	462a      	mov	r2, r5
 800a9ca:	f000 fdbd 	bl	800b548 <_realloc_r>
 800a9ce:	4606      	mov	r6, r0
 800a9d0:	2800      	cmp	r0, #0
 800a9d2:	d1e1      	bne.n	800a998 <__ssputs_r+0x70>
 800a9d4:	6921      	ldr	r1, [r4, #16]
 800a9d6:	4650      	mov	r0, sl
 800a9d8:	f7ff fec6 	bl	800a768 <_free_r>
 800a9dc:	e7c7      	b.n	800a96e <__ssputs_r+0x46>
	...

0800a9e0 <_svfiprintf_r>:
 800a9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e4:	4698      	mov	r8, r3
 800a9e6:	898b      	ldrh	r3, [r1, #12]
 800a9e8:	061b      	lsls	r3, r3, #24
 800a9ea:	b09d      	sub	sp, #116	; 0x74
 800a9ec:	4607      	mov	r7, r0
 800a9ee:	460d      	mov	r5, r1
 800a9f0:	4614      	mov	r4, r2
 800a9f2:	d50e      	bpl.n	800aa12 <_svfiprintf_r+0x32>
 800a9f4:	690b      	ldr	r3, [r1, #16]
 800a9f6:	b963      	cbnz	r3, 800aa12 <_svfiprintf_r+0x32>
 800a9f8:	2140      	movs	r1, #64	; 0x40
 800a9fa:	f7ff ff21 	bl	800a840 <_malloc_r>
 800a9fe:	6028      	str	r0, [r5, #0]
 800aa00:	6128      	str	r0, [r5, #16]
 800aa02:	b920      	cbnz	r0, 800aa0e <_svfiprintf_r+0x2e>
 800aa04:	230c      	movs	r3, #12
 800aa06:	603b      	str	r3, [r7, #0]
 800aa08:	f04f 30ff 	mov.w	r0, #4294967295
 800aa0c:	e0d1      	b.n	800abb2 <_svfiprintf_r+0x1d2>
 800aa0e:	2340      	movs	r3, #64	; 0x40
 800aa10:	616b      	str	r3, [r5, #20]
 800aa12:	2300      	movs	r3, #0
 800aa14:	9309      	str	r3, [sp, #36]	; 0x24
 800aa16:	2320      	movs	r3, #32
 800aa18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa20:	2330      	movs	r3, #48	; 0x30
 800aa22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800abcc <_svfiprintf_r+0x1ec>
 800aa26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa2a:	f04f 0901 	mov.w	r9, #1
 800aa2e:	4623      	mov	r3, r4
 800aa30:	469a      	mov	sl, r3
 800aa32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa36:	b10a      	cbz	r2, 800aa3c <_svfiprintf_r+0x5c>
 800aa38:	2a25      	cmp	r2, #37	; 0x25
 800aa3a:	d1f9      	bne.n	800aa30 <_svfiprintf_r+0x50>
 800aa3c:	ebba 0b04 	subs.w	fp, sl, r4
 800aa40:	d00b      	beq.n	800aa5a <_svfiprintf_r+0x7a>
 800aa42:	465b      	mov	r3, fp
 800aa44:	4622      	mov	r2, r4
 800aa46:	4629      	mov	r1, r5
 800aa48:	4638      	mov	r0, r7
 800aa4a:	f7ff ff6d 	bl	800a928 <__ssputs_r>
 800aa4e:	3001      	adds	r0, #1
 800aa50:	f000 80aa 	beq.w	800aba8 <_svfiprintf_r+0x1c8>
 800aa54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa56:	445a      	add	r2, fp
 800aa58:	9209      	str	r2, [sp, #36]	; 0x24
 800aa5a:	f89a 3000 	ldrb.w	r3, [sl]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f000 80a2 	beq.w	800aba8 <_svfiprintf_r+0x1c8>
 800aa64:	2300      	movs	r3, #0
 800aa66:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa6e:	f10a 0a01 	add.w	sl, sl, #1
 800aa72:	9304      	str	r3, [sp, #16]
 800aa74:	9307      	str	r3, [sp, #28]
 800aa76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa7a:	931a      	str	r3, [sp, #104]	; 0x68
 800aa7c:	4654      	mov	r4, sl
 800aa7e:	2205      	movs	r2, #5
 800aa80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa84:	4851      	ldr	r0, [pc, #324]	; (800abcc <_svfiprintf_r+0x1ec>)
 800aa86:	f7f5 fbab 	bl	80001e0 <memchr>
 800aa8a:	9a04      	ldr	r2, [sp, #16]
 800aa8c:	b9d8      	cbnz	r0, 800aac6 <_svfiprintf_r+0xe6>
 800aa8e:	06d0      	lsls	r0, r2, #27
 800aa90:	bf44      	itt	mi
 800aa92:	2320      	movmi	r3, #32
 800aa94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa98:	0711      	lsls	r1, r2, #28
 800aa9a:	bf44      	itt	mi
 800aa9c:	232b      	movmi	r3, #43	; 0x2b
 800aa9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aaa2:	f89a 3000 	ldrb.w	r3, [sl]
 800aaa6:	2b2a      	cmp	r3, #42	; 0x2a
 800aaa8:	d015      	beq.n	800aad6 <_svfiprintf_r+0xf6>
 800aaaa:	9a07      	ldr	r2, [sp, #28]
 800aaac:	4654      	mov	r4, sl
 800aaae:	2000      	movs	r0, #0
 800aab0:	f04f 0c0a 	mov.w	ip, #10
 800aab4:	4621      	mov	r1, r4
 800aab6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aaba:	3b30      	subs	r3, #48	; 0x30
 800aabc:	2b09      	cmp	r3, #9
 800aabe:	d94e      	bls.n	800ab5e <_svfiprintf_r+0x17e>
 800aac0:	b1b0      	cbz	r0, 800aaf0 <_svfiprintf_r+0x110>
 800aac2:	9207      	str	r2, [sp, #28]
 800aac4:	e014      	b.n	800aaf0 <_svfiprintf_r+0x110>
 800aac6:	eba0 0308 	sub.w	r3, r0, r8
 800aaca:	fa09 f303 	lsl.w	r3, r9, r3
 800aace:	4313      	orrs	r3, r2
 800aad0:	9304      	str	r3, [sp, #16]
 800aad2:	46a2      	mov	sl, r4
 800aad4:	e7d2      	b.n	800aa7c <_svfiprintf_r+0x9c>
 800aad6:	9b03      	ldr	r3, [sp, #12]
 800aad8:	1d19      	adds	r1, r3, #4
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	9103      	str	r1, [sp, #12]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	bfbb      	ittet	lt
 800aae2:	425b      	neglt	r3, r3
 800aae4:	f042 0202 	orrlt.w	r2, r2, #2
 800aae8:	9307      	strge	r3, [sp, #28]
 800aaea:	9307      	strlt	r3, [sp, #28]
 800aaec:	bfb8      	it	lt
 800aaee:	9204      	strlt	r2, [sp, #16]
 800aaf0:	7823      	ldrb	r3, [r4, #0]
 800aaf2:	2b2e      	cmp	r3, #46	; 0x2e
 800aaf4:	d10c      	bne.n	800ab10 <_svfiprintf_r+0x130>
 800aaf6:	7863      	ldrb	r3, [r4, #1]
 800aaf8:	2b2a      	cmp	r3, #42	; 0x2a
 800aafa:	d135      	bne.n	800ab68 <_svfiprintf_r+0x188>
 800aafc:	9b03      	ldr	r3, [sp, #12]
 800aafe:	1d1a      	adds	r2, r3, #4
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	9203      	str	r2, [sp, #12]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	bfb8      	it	lt
 800ab08:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab0c:	3402      	adds	r4, #2
 800ab0e:	9305      	str	r3, [sp, #20]
 800ab10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800abdc <_svfiprintf_r+0x1fc>
 800ab14:	7821      	ldrb	r1, [r4, #0]
 800ab16:	2203      	movs	r2, #3
 800ab18:	4650      	mov	r0, sl
 800ab1a:	f7f5 fb61 	bl	80001e0 <memchr>
 800ab1e:	b140      	cbz	r0, 800ab32 <_svfiprintf_r+0x152>
 800ab20:	2340      	movs	r3, #64	; 0x40
 800ab22:	eba0 000a 	sub.w	r0, r0, sl
 800ab26:	fa03 f000 	lsl.w	r0, r3, r0
 800ab2a:	9b04      	ldr	r3, [sp, #16]
 800ab2c:	4303      	orrs	r3, r0
 800ab2e:	3401      	adds	r4, #1
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab36:	4826      	ldr	r0, [pc, #152]	; (800abd0 <_svfiprintf_r+0x1f0>)
 800ab38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab3c:	2206      	movs	r2, #6
 800ab3e:	f7f5 fb4f 	bl	80001e0 <memchr>
 800ab42:	2800      	cmp	r0, #0
 800ab44:	d038      	beq.n	800abb8 <_svfiprintf_r+0x1d8>
 800ab46:	4b23      	ldr	r3, [pc, #140]	; (800abd4 <_svfiprintf_r+0x1f4>)
 800ab48:	bb1b      	cbnz	r3, 800ab92 <_svfiprintf_r+0x1b2>
 800ab4a:	9b03      	ldr	r3, [sp, #12]
 800ab4c:	3307      	adds	r3, #7
 800ab4e:	f023 0307 	bic.w	r3, r3, #7
 800ab52:	3308      	adds	r3, #8
 800ab54:	9303      	str	r3, [sp, #12]
 800ab56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab58:	4433      	add	r3, r6
 800ab5a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab5c:	e767      	b.n	800aa2e <_svfiprintf_r+0x4e>
 800ab5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab62:	460c      	mov	r4, r1
 800ab64:	2001      	movs	r0, #1
 800ab66:	e7a5      	b.n	800aab4 <_svfiprintf_r+0xd4>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	3401      	adds	r4, #1
 800ab6c:	9305      	str	r3, [sp, #20]
 800ab6e:	4619      	mov	r1, r3
 800ab70:	f04f 0c0a 	mov.w	ip, #10
 800ab74:	4620      	mov	r0, r4
 800ab76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab7a:	3a30      	subs	r2, #48	; 0x30
 800ab7c:	2a09      	cmp	r2, #9
 800ab7e:	d903      	bls.n	800ab88 <_svfiprintf_r+0x1a8>
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d0c5      	beq.n	800ab10 <_svfiprintf_r+0x130>
 800ab84:	9105      	str	r1, [sp, #20]
 800ab86:	e7c3      	b.n	800ab10 <_svfiprintf_r+0x130>
 800ab88:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e7f0      	b.n	800ab74 <_svfiprintf_r+0x194>
 800ab92:	ab03      	add	r3, sp, #12
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	462a      	mov	r2, r5
 800ab98:	4b0f      	ldr	r3, [pc, #60]	; (800abd8 <_svfiprintf_r+0x1f8>)
 800ab9a:	a904      	add	r1, sp, #16
 800ab9c:	4638      	mov	r0, r7
 800ab9e:	f7fc f999 	bl	8006ed4 <_printf_float>
 800aba2:	1c42      	adds	r2, r0, #1
 800aba4:	4606      	mov	r6, r0
 800aba6:	d1d6      	bne.n	800ab56 <_svfiprintf_r+0x176>
 800aba8:	89ab      	ldrh	r3, [r5, #12]
 800abaa:	065b      	lsls	r3, r3, #25
 800abac:	f53f af2c 	bmi.w	800aa08 <_svfiprintf_r+0x28>
 800abb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abb2:	b01d      	add	sp, #116	; 0x74
 800abb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abb8:	ab03      	add	r3, sp, #12
 800abba:	9300      	str	r3, [sp, #0]
 800abbc:	462a      	mov	r2, r5
 800abbe:	4b06      	ldr	r3, [pc, #24]	; (800abd8 <_svfiprintf_r+0x1f8>)
 800abc0:	a904      	add	r1, sp, #16
 800abc2:	4638      	mov	r0, r7
 800abc4:	f7fc fc2a 	bl	800741c <_printf_i>
 800abc8:	e7eb      	b.n	800aba2 <_svfiprintf_r+0x1c2>
 800abca:	bf00      	nop
 800abcc:	0800c70c 	.word	0x0800c70c
 800abd0:	0800c716 	.word	0x0800c716
 800abd4:	08006ed5 	.word	0x08006ed5
 800abd8:	0800a929 	.word	0x0800a929
 800abdc:	0800c712 	.word	0x0800c712

0800abe0 <__sfputc_r>:
 800abe0:	6893      	ldr	r3, [r2, #8]
 800abe2:	3b01      	subs	r3, #1
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	b410      	push	{r4}
 800abe8:	6093      	str	r3, [r2, #8]
 800abea:	da08      	bge.n	800abfe <__sfputc_r+0x1e>
 800abec:	6994      	ldr	r4, [r2, #24]
 800abee:	42a3      	cmp	r3, r4
 800abf0:	db01      	blt.n	800abf6 <__sfputc_r+0x16>
 800abf2:	290a      	cmp	r1, #10
 800abf4:	d103      	bne.n	800abfe <__sfputc_r+0x1e>
 800abf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abfa:	f000 b989 	b.w	800af10 <__swbuf_r>
 800abfe:	6813      	ldr	r3, [r2, #0]
 800ac00:	1c58      	adds	r0, r3, #1
 800ac02:	6010      	str	r0, [r2, #0]
 800ac04:	7019      	strb	r1, [r3, #0]
 800ac06:	4608      	mov	r0, r1
 800ac08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac0c:	4770      	bx	lr

0800ac0e <__sfputs_r>:
 800ac0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac10:	4606      	mov	r6, r0
 800ac12:	460f      	mov	r7, r1
 800ac14:	4614      	mov	r4, r2
 800ac16:	18d5      	adds	r5, r2, r3
 800ac18:	42ac      	cmp	r4, r5
 800ac1a:	d101      	bne.n	800ac20 <__sfputs_r+0x12>
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	e007      	b.n	800ac30 <__sfputs_r+0x22>
 800ac20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac24:	463a      	mov	r2, r7
 800ac26:	4630      	mov	r0, r6
 800ac28:	f7ff ffda 	bl	800abe0 <__sfputc_r>
 800ac2c:	1c43      	adds	r3, r0, #1
 800ac2e:	d1f3      	bne.n	800ac18 <__sfputs_r+0xa>
 800ac30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ac34 <_vfiprintf_r>:
 800ac34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac38:	460d      	mov	r5, r1
 800ac3a:	b09d      	sub	sp, #116	; 0x74
 800ac3c:	4614      	mov	r4, r2
 800ac3e:	4698      	mov	r8, r3
 800ac40:	4606      	mov	r6, r0
 800ac42:	b118      	cbz	r0, 800ac4c <_vfiprintf_r+0x18>
 800ac44:	6983      	ldr	r3, [r0, #24]
 800ac46:	b90b      	cbnz	r3, 800ac4c <_vfiprintf_r+0x18>
 800ac48:	f000 fb52 	bl	800b2f0 <__sinit>
 800ac4c:	4b89      	ldr	r3, [pc, #548]	; (800ae74 <_vfiprintf_r+0x240>)
 800ac4e:	429d      	cmp	r5, r3
 800ac50:	d11b      	bne.n	800ac8a <_vfiprintf_r+0x56>
 800ac52:	6875      	ldr	r5, [r6, #4]
 800ac54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac56:	07d9      	lsls	r1, r3, #31
 800ac58:	d405      	bmi.n	800ac66 <_vfiprintf_r+0x32>
 800ac5a:	89ab      	ldrh	r3, [r5, #12]
 800ac5c:	059a      	lsls	r2, r3, #22
 800ac5e:	d402      	bmi.n	800ac66 <_vfiprintf_r+0x32>
 800ac60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac62:	f000 fbe3 	bl	800b42c <__retarget_lock_acquire_recursive>
 800ac66:	89ab      	ldrh	r3, [r5, #12]
 800ac68:	071b      	lsls	r3, r3, #28
 800ac6a:	d501      	bpl.n	800ac70 <_vfiprintf_r+0x3c>
 800ac6c:	692b      	ldr	r3, [r5, #16]
 800ac6e:	b9eb      	cbnz	r3, 800acac <_vfiprintf_r+0x78>
 800ac70:	4629      	mov	r1, r5
 800ac72:	4630      	mov	r0, r6
 800ac74:	f000 f9ac 	bl	800afd0 <__swsetup_r>
 800ac78:	b1c0      	cbz	r0, 800acac <_vfiprintf_r+0x78>
 800ac7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac7c:	07dc      	lsls	r4, r3, #31
 800ac7e:	d50e      	bpl.n	800ac9e <_vfiprintf_r+0x6a>
 800ac80:	f04f 30ff 	mov.w	r0, #4294967295
 800ac84:	b01d      	add	sp, #116	; 0x74
 800ac86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8a:	4b7b      	ldr	r3, [pc, #492]	; (800ae78 <_vfiprintf_r+0x244>)
 800ac8c:	429d      	cmp	r5, r3
 800ac8e:	d101      	bne.n	800ac94 <_vfiprintf_r+0x60>
 800ac90:	68b5      	ldr	r5, [r6, #8]
 800ac92:	e7df      	b.n	800ac54 <_vfiprintf_r+0x20>
 800ac94:	4b79      	ldr	r3, [pc, #484]	; (800ae7c <_vfiprintf_r+0x248>)
 800ac96:	429d      	cmp	r5, r3
 800ac98:	bf08      	it	eq
 800ac9a:	68f5      	ldreq	r5, [r6, #12]
 800ac9c:	e7da      	b.n	800ac54 <_vfiprintf_r+0x20>
 800ac9e:	89ab      	ldrh	r3, [r5, #12]
 800aca0:	0598      	lsls	r0, r3, #22
 800aca2:	d4ed      	bmi.n	800ac80 <_vfiprintf_r+0x4c>
 800aca4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aca6:	f000 fbc2 	bl	800b42e <__retarget_lock_release_recursive>
 800acaa:	e7e9      	b.n	800ac80 <_vfiprintf_r+0x4c>
 800acac:	2300      	movs	r3, #0
 800acae:	9309      	str	r3, [sp, #36]	; 0x24
 800acb0:	2320      	movs	r3, #32
 800acb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800acba:	2330      	movs	r3, #48	; 0x30
 800acbc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ae80 <_vfiprintf_r+0x24c>
 800acc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800acc4:	f04f 0901 	mov.w	r9, #1
 800acc8:	4623      	mov	r3, r4
 800acca:	469a      	mov	sl, r3
 800accc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acd0:	b10a      	cbz	r2, 800acd6 <_vfiprintf_r+0xa2>
 800acd2:	2a25      	cmp	r2, #37	; 0x25
 800acd4:	d1f9      	bne.n	800acca <_vfiprintf_r+0x96>
 800acd6:	ebba 0b04 	subs.w	fp, sl, r4
 800acda:	d00b      	beq.n	800acf4 <_vfiprintf_r+0xc0>
 800acdc:	465b      	mov	r3, fp
 800acde:	4622      	mov	r2, r4
 800ace0:	4629      	mov	r1, r5
 800ace2:	4630      	mov	r0, r6
 800ace4:	f7ff ff93 	bl	800ac0e <__sfputs_r>
 800ace8:	3001      	adds	r0, #1
 800acea:	f000 80aa 	beq.w	800ae42 <_vfiprintf_r+0x20e>
 800acee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acf0:	445a      	add	r2, fp
 800acf2:	9209      	str	r2, [sp, #36]	; 0x24
 800acf4:	f89a 3000 	ldrb.w	r3, [sl]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	f000 80a2 	beq.w	800ae42 <_vfiprintf_r+0x20e>
 800acfe:	2300      	movs	r3, #0
 800ad00:	f04f 32ff 	mov.w	r2, #4294967295
 800ad04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad08:	f10a 0a01 	add.w	sl, sl, #1
 800ad0c:	9304      	str	r3, [sp, #16]
 800ad0e:	9307      	str	r3, [sp, #28]
 800ad10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad14:	931a      	str	r3, [sp, #104]	; 0x68
 800ad16:	4654      	mov	r4, sl
 800ad18:	2205      	movs	r2, #5
 800ad1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad1e:	4858      	ldr	r0, [pc, #352]	; (800ae80 <_vfiprintf_r+0x24c>)
 800ad20:	f7f5 fa5e 	bl	80001e0 <memchr>
 800ad24:	9a04      	ldr	r2, [sp, #16]
 800ad26:	b9d8      	cbnz	r0, 800ad60 <_vfiprintf_r+0x12c>
 800ad28:	06d1      	lsls	r1, r2, #27
 800ad2a:	bf44      	itt	mi
 800ad2c:	2320      	movmi	r3, #32
 800ad2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad32:	0713      	lsls	r3, r2, #28
 800ad34:	bf44      	itt	mi
 800ad36:	232b      	movmi	r3, #43	; 0x2b
 800ad38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad40:	2b2a      	cmp	r3, #42	; 0x2a
 800ad42:	d015      	beq.n	800ad70 <_vfiprintf_r+0x13c>
 800ad44:	9a07      	ldr	r2, [sp, #28]
 800ad46:	4654      	mov	r4, sl
 800ad48:	2000      	movs	r0, #0
 800ad4a:	f04f 0c0a 	mov.w	ip, #10
 800ad4e:	4621      	mov	r1, r4
 800ad50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad54:	3b30      	subs	r3, #48	; 0x30
 800ad56:	2b09      	cmp	r3, #9
 800ad58:	d94e      	bls.n	800adf8 <_vfiprintf_r+0x1c4>
 800ad5a:	b1b0      	cbz	r0, 800ad8a <_vfiprintf_r+0x156>
 800ad5c:	9207      	str	r2, [sp, #28]
 800ad5e:	e014      	b.n	800ad8a <_vfiprintf_r+0x156>
 800ad60:	eba0 0308 	sub.w	r3, r0, r8
 800ad64:	fa09 f303 	lsl.w	r3, r9, r3
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	9304      	str	r3, [sp, #16]
 800ad6c:	46a2      	mov	sl, r4
 800ad6e:	e7d2      	b.n	800ad16 <_vfiprintf_r+0xe2>
 800ad70:	9b03      	ldr	r3, [sp, #12]
 800ad72:	1d19      	adds	r1, r3, #4
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	9103      	str	r1, [sp, #12]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	bfbb      	ittet	lt
 800ad7c:	425b      	neglt	r3, r3
 800ad7e:	f042 0202 	orrlt.w	r2, r2, #2
 800ad82:	9307      	strge	r3, [sp, #28]
 800ad84:	9307      	strlt	r3, [sp, #28]
 800ad86:	bfb8      	it	lt
 800ad88:	9204      	strlt	r2, [sp, #16]
 800ad8a:	7823      	ldrb	r3, [r4, #0]
 800ad8c:	2b2e      	cmp	r3, #46	; 0x2e
 800ad8e:	d10c      	bne.n	800adaa <_vfiprintf_r+0x176>
 800ad90:	7863      	ldrb	r3, [r4, #1]
 800ad92:	2b2a      	cmp	r3, #42	; 0x2a
 800ad94:	d135      	bne.n	800ae02 <_vfiprintf_r+0x1ce>
 800ad96:	9b03      	ldr	r3, [sp, #12]
 800ad98:	1d1a      	adds	r2, r3, #4
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	9203      	str	r2, [sp, #12]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	bfb8      	it	lt
 800ada2:	f04f 33ff 	movlt.w	r3, #4294967295
 800ada6:	3402      	adds	r4, #2
 800ada8:	9305      	str	r3, [sp, #20]
 800adaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ae90 <_vfiprintf_r+0x25c>
 800adae:	7821      	ldrb	r1, [r4, #0]
 800adb0:	2203      	movs	r2, #3
 800adb2:	4650      	mov	r0, sl
 800adb4:	f7f5 fa14 	bl	80001e0 <memchr>
 800adb8:	b140      	cbz	r0, 800adcc <_vfiprintf_r+0x198>
 800adba:	2340      	movs	r3, #64	; 0x40
 800adbc:	eba0 000a 	sub.w	r0, r0, sl
 800adc0:	fa03 f000 	lsl.w	r0, r3, r0
 800adc4:	9b04      	ldr	r3, [sp, #16]
 800adc6:	4303      	orrs	r3, r0
 800adc8:	3401      	adds	r4, #1
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800add0:	482c      	ldr	r0, [pc, #176]	; (800ae84 <_vfiprintf_r+0x250>)
 800add2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800add6:	2206      	movs	r2, #6
 800add8:	f7f5 fa02 	bl	80001e0 <memchr>
 800addc:	2800      	cmp	r0, #0
 800adde:	d03f      	beq.n	800ae60 <_vfiprintf_r+0x22c>
 800ade0:	4b29      	ldr	r3, [pc, #164]	; (800ae88 <_vfiprintf_r+0x254>)
 800ade2:	bb1b      	cbnz	r3, 800ae2c <_vfiprintf_r+0x1f8>
 800ade4:	9b03      	ldr	r3, [sp, #12]
 800ade6:	3307      	adds	r3, #7
 800ade8:	f023 0307 	bic.w	r3, r3, #7
 800adec:	3308      	adds	r3, #8
 800adee:	9303      	str	r3, [sp, #12]
 800adf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adf2:	443b      	add	r3, r7
 800adf4:	9309      	str	r3, [sp, #36]	; 0x24
 800adf6:	e767      	b.n	800acc8 <_vfiprintf_r+0x94>
 800adf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800adfc:	460c      	mov	r4, r1
 800adfe:	2001      	movs	r0, #1
 800ae00:	e7a5      	b.n	800ad4e <_vfiprintf_r+0x11a>
 800ae02:	2300      	movs	r3, #0
 800ae04:	3401      	adds	r4, #1
 800ae06:	9305      	str	r3, [sp, #20]
 800ae08:	4619      	mov	r1, r3
 800ae0a:	f04f 0c0a 	mov.w	ip, #10
 800ae0e:	4620      	mov	r0, r4
 800ae10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae14:	3a30      	subs	r2, #48	; 0x30
 800ae16:	2a09      	cmp	r2, #9
 800ae18:	d903      	bls.n	800ae22 <_vfiprintf_r+0x1ee>
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d0c5      	beq.n	800adaa <_vfiprintf_r+0x176>
 800ae1e:	9105      	str	r1, [sp, #20]
 800ae20:	e7c3      	b.n	800adaa <_vfiprintf_r+0x176>
 800ae22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae26:	4604      	mov	r4, r0
 800ae28:	2301      	movs	r3, #1
 800ae2a:	e7f0      	b.n	800ae0e <_vfiprintf_r+0x1da>
 800ae2c:	ab03      	add	r3, sp, #12
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	462a      	mov	r2, r5
 800ae32:	4b16      	ldr	r3, [pc, #88]	; (800ae8c <_vfiprintf_r+0x258>)
 800ae34:	a904      	add	r1, sp, #16
 800ae36:	4630      	mov	r0, r6
 800ae38:	f7fc f84c 	bl	8006ed4 <_printf_float>
 800ae3c:	4607      	mov	r7, r0
 800ae3e:	1c78      	adds	r0, r7, #1
 800ae40:	d1d6      	bne.n	800adf0 <_vfiprintf_r+0x1bc>
 800ae42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae44:	07d9      	lsls	r1, r3, #31
 800ae46:	d405      	bmi.n	800ae54 <_vfiprintf_r+0x220>
 800ae48:	89ab      	ldrh	r3, [r5, #12]
 800ae4a:	059a      	lsls	r2, r3, #22
 800ae4c:	d402      	bmi.n	800ae54 <_vfiprintf_r+0x220>
 800ae4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae50:	f000 faed 	bl	800b42e <__retarget_lock_release_recursive>
 800ae54:	89ab      	ldrh	r3, [r5, #12]
 800ae56:	065b      	lsls	r3, r3, #25
 800ae58:	f53f af12 	bmi.w	800ac80 <_vfiprintf_r+0x4c>
 800ae5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae5e:	e711      	b.n	800ac84 <_vfiprintf_r+0x50>
 800ae60:	ab03      	add	r3, sp, #12
 800ae62:	9300      	str	r3, [sp, #0]
 800ae64:	462a      	mov	r2, r5
 800ae66:	4b09      	ldr	r3, [pc, #36]	; (800ae8c <_vfiprintf_r+0x258>)
 800ae68:	a904      	add	r1, sp, #16
 800ae6a:	4630      	mov	r0, r6
 800ae6c:	f7fc fad6 	bl	800741c <_printf_i>
 800ae70:	e7e4      	b.n	800ae3c <_vfiprintf_r+0x208>
 800ae72:	bf00      	nop
 800ae74:	0800c740 	.word	0x0800c740
 800ae78:	0800c760 	.word	0x0800c760
 800ae7c:	0800c720 	.word	0x0800c720
 800ae80:	0800c70c 	.word	0x0800c70c
 800ae84:	0800c716 	.word	0x0800c716
 800ae88:	08006ed5 	.word	0x08006ed5
 800ae8c:	0800ac0f 	.word	0x0800ac0f
 800ae90:	0800c712 	.word	0x0800c712

0800ae94 <_read_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d07      	ldr	r5, [pc, #28]	; (800aeb4 <_read_r+0x20>)
 800ae98:	4604      	mov	r4, r0
 800ae9a:	4608      	mov	r0, r1
 800ae9c:	4611      	mov	r1, r2
 800ae9e:	2200      	movs	r2, #0
 800aea0:	602a      	str	r2, [r5, #0]
 800aea2:	461a      	mov	r2, r3
 800aea4:	f7f7 fbe0 	bl	8002668 <_read>
 800aea8:	1c43      	adds	r3, r0, #1
 800aeaa:	d102      	bne.n	800aeb2 <_read_r+0x1e>
 800aeac:	682b      	ldr	r3, [r5, #0]
 800aeae:	b103      	cbz	r3, 800aeb2 <_read_r+0x1e>
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	bd38      	pop	{r3, r4, r5, pc}
 800aeb4:	20000a58 	.word	0x20000a58

0800aeb8 <nan>:
 800aeb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aec0 <nan+0x8>
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	00000000 	.word	0x00000000
 800aec4:	7ff80000 	.word	0x7ff80000

0800aec8 <_sbrk_r>:
 800aec8:	b538      	push	{r3, r4, r5, lr}
 800aeca:	4d06      	ldr	r5, [pc, #24]	; (800aee4 <_sbrk_r+0x1c>)
 800aecc:	2300      	movs	r3, #0
 800aece:	4604      	mov	r4, r0
 800aed0:	4608      	mov	r0, r1
 800aed2:	602b      	str	r3, [r5, #0]
 800aed4:	f7f7 fc36 	bl	8002744 <_sbrk>
 800aed8:	1c43      	adds	r3, r0, #1
 800aeda:	d102      	bne.n	800aee2 <_sbrk_r+0x1a>
 800aedc:	682b      	ldr	r3, [r5, #0]
 800aede:	b103      	cbz	r3, 800aee2 <_sbrk_r+0x1a>
 800aee0:	6023      	str	r3, [r4, #0]
 800aee2:	bd38      	pop	{r3, r4, r5, pc}
 800aee4:	20000a58 	.word	0x20000a58

0800aee8 <strncmp>:
 800aee8:	b510      	push	{r4, lr}
 800aeea:	b17a      	cbz	r2, 800af0c <strncmp+0x24>
 800aeec:	4603      	mov	r3, r0
 800aeee:	3901      	subs	r1, #1
 800aef0:	1884      	adds	r4, r0, r2
 800aef2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aef6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aefa:	4290      	cmp	r0, r2
 800aefc:	d101      	bne.n	800af02 <strncmp+0x1a>
 800aefe:	42a3      	cmp	r3, r4
 800af00:	d101      	bne.n	800af06 <strncmp+0x1e>
 800af02:	1a80      	subs	r0, r0, r2
 800af04:	bd10      	pop	{r4, pc}
 800af06:	2800      	cmp	r0, #0
 800af08:	d1f3      	bne.n	800aef2 <strncmp+0xa>
 800af0a:	e7fa      	b.n	800af02 <strncmp+0x1a>
 800af0c:	4610      	mov	r0, r2
 800af0e:	e7f9      	b.n	800af04 <strncmp+0x1c>

0800af10 <__swbuf_r>:
 800af10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af12:	460e      	mov	r6, r1
 800af14:	4614      	mov	r4, r2
 800af16:	4605      	mov	r5, r0
 800af18:	b118      	cbz	r0, 800af22 <__swbuf_r+0x12>
 800af1a:	6983      	ldr	r3, [r0, #24]
 800af1c:	b90b      	cbnz	r3, 800af22 <__swbuf_r+0x12>
 800af1e:	f000 f9e7 	bl	800b2f0 <__sinit>
 800af22:	4b21      	ldr	r3, [pc, #132]	; (800afa8 <__swbuf_r+0x98>)
 800af24:	429c      	cmp	r4, r3
 800af26:	d12b      	bne.n	800af80 <__swbuf_r+0x70>
 800af28:	686c      	ldr	r4, [r5, #4]
 800af2a:	69a3      	ldr	r3, [r4, #24]
 800af2c:	60a3      	str	r3, [r4, #8]
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	071a      	lsls	r2, r3, #28
 800af32:	d52f      	bpl.n	800af94 <__swbuf_r+0x84>
 800af34:	6923      	ldr	r3, [r4, #16]
 800af36:	b36b      	cbz	r3, 800af94 <__swbuf_r+0x84>
 800af38:	6923      	ldr	r3, [r4, #16]
 800af3a:	6820      	ldr	r0, [r4, #0]
 800af3c:	1ac0      	subs	r0, r0, r3
 800af3e:	6963      	ldr	r3, [r4, #20]
 800af40:	b2f6      	uxtb	r6, r6
 800af42:	4283      	cmp	r3, r0
 800af44:	4637      	mov	r7, r6
 800af46:	dc04      	bgt.n	800af52 <__swbuf_r+0x42>
 800af48:	4621      	mov	r1, r4
 800af4a:	4628      	mov	r0, r5
 800af4c:	f000 f93c 	bl	800b1c8 <_fflush_r>
 800af50:	bb30      	cbnz	r0, 800afa0 <__swbuf_r+0x90>
 800af52:	68a3      	ldr	r3, [r4, #8]
 800af54:	3b01      	subs	r3, #1
 800af56:	60a3      	str	r3, [r4, #8]
 800af58:	6823      	ldr	r3, [r4, #0]
 800af5a:	1c5a      	adds	r2, r3, #1
 800af5c:	6022      	str	r2, [r4, #0]
 800af5e:	701e      	strb	r6, [r3, #0]
 800af60:	6963      	ldr	r3, [r4, #20]
 800af62:	3001      	adds	r0, #1
 800af64:	4283      	cmp	r3, r0
 800af66:	d004      	beq.n	800af72 <__swbuf_r+0x62>
 800af68:	89a3      	ldrh	r3, [r4, #12]
 800af6a:	07db      	lsls	r3, r3, #31
 800af6c:	d506      	bpl.n	800af7c <__swbuf_r+0x6c>
 800af6e:	2e0a      	cmp	r6, #10
 800af70:	d104      	bne.n	800af7c <__swbuf_r+0x6c>
 800af72:	4621      	mov	r1, r4
 800af74:	4628      	mov	r0, r5
 800af76:	f000 f927 	bl	800b1c8 <_fflush_r>
 800af7a:	b988      	cbnz	r0, 800afa0 <__swbuf_r+0x90>
 800af7c:	4638      	mov	r0, r7
 800af7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af80:	4b0a      	ldr	r3, [pc, #40]	; (800afac <__swbuf_r+0x9c>)
 800af82:	429c      	cmp	r4, r3
 800af84:	d101      	bne.n	800af8a <__swbuf_r+0x7a>
 800af86:	68ac      	ldr	r4, [r5, #8]
 800af88:	e7cf      	b.n	800af2a <__swbuf_r+0x1a>
 800af8a:	4b09      	ldr	r3, [pc, #36]	; (800afb0 <__swbuf_r+0xa0>)
 800af8c:	429c      	cmp	r4, r3
 800af8e:	bf08      	it	eq
 800af90:	68ec      	ldreq	r4, [r5, #12]
 800af92:	e7ca      	b.n	800af2a <__swbuf_r+0x1a>
 800af94:	4621      	mov	r1, r4
 800af96:	4628      	mov	r0, r5
 800af98:	f000 f81a 	bl	800afd0 <__swsetup_r>
 800af9c:	2800      	cmp	r0, #0
 800af9e:	d0cb      	beq.n	800af38 <__swbuf_r+0x28>
 800afa0:	f04f 37ff 	mov.w	r7, #4294967295
 800afa4:	e7ea      	b.n	800af7c <__swbuf_r+0x6c>
 800afa6:	bf00      	nop
 800afa8:	0800c740 	.word	0x0800c740
 800afac:	0800c760 	.word	0x0800c760
 800afb0:	0800c720 	.word	0x0800c720

0800afb4 <__ascii_wctomb>:
 800afb4:	b149      	cbz	r1, 800afca <__ascii_wctomb+0x16>
 800afb6:	2aff      	cmp	r2, #255	; 0xff
 800afb8:	bf85      	ittet	hi
 800afba:	238a      	movhi	r3, #138	; 0x8a
 800afbc:	6003      	strhi	r3, [r0, #0]
 800afbe:	700a      	strbls	r2, [r1, #0]
 800afc0:	f04f 30ff 	movhi.w	r0, #4294967295
 800afc4:	bf98      	it	ls
 800afc6:	2001      	movls	r0, #1
 800afc8:	4770      	bx	lr
 800afca:	4608      	mov	r0, r1
 800afcc:	4770      	bx	lr
	...

0800afd0 <__swsetup_r>:
 800afd0:	4b32      	ldr	r3, [pc, #200]	; (800b09c <__swsetup_r+0xcc>)
 800afd2:	b570      	push	{r4, r5, r6, lr}
 800afd4:	681d      	ldr	r5, [r3, #0]
 800afd6:	4606      	mov	r6, r0
 800afd8:	460c      	mov	r4, r1
 800afda:	b125      	cbz	r5, 800afe6 <__swsetup_r+0x16>
 800afdc:	69ab      	ldr	r3, [r5, #24]
 800afde:	b913      	cbnz	r3, 800afe6 <__swsetup_r+0x16>
 800afe0:	4628      	mov	r0, r5
 800afe2:	f000 f985 	bl	800b2f0 <__sinit>
 800afe6:	4b2e      	ldr	r3, [pc, #184]	; (800b0a0 <__swsetup_r+0xd0>)
 800afe8:	429c      	cmp	r4, r3
 800afea:	d10f      	bne.n	800b00c <__swsetup_r+0x3c>
 800afec:	686c      	ldr	r4, [r5, #4]
 800afee:	89a3      	ldrh	r3, [r4, #12]
 800aff0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aff4:	0719      	lsls	r1, r3, #28
 800aff6:	d42c      	bmi.n	800b052 <__swsetup_r+0x82>
 800aff8:	06dd      	lsls	r5, r3, #27
 800affa:	d411      	bmi.n	800b020 <__swsetup_r+0x50>
 800affc:	2309      	movs	r3, #9
 800affe:	6033      	str	r3, [r6, #0]
 800b000:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b004:	81a3      	strh	r3, [r4, #12]
 800b006:	f04f 30ff 	mov.w	r0, #4294967295
 800b00a:	e03e      	b.n	800b08a <__swsetup_r+0xba>
 800b00c:	4b25      	ldr	r3, [pc, #148]	; (800b0a4 <__swsetup_r+0xd4>)
 800b00e:	429c      	cmp	r4, r3
 800b010:	d101      	bne.n	800b016 <__swsetup_r+0x46>
 800b012:	68ac      	ldr	r4, [r5, #8]
 800b014:	e7eb      	b.n	800afee <__swsetup_r+0x1e>
 800b016:	4b24      	ldr	r3, [pc, #144]	; (800b0a8 <__swsetup_r+0xd8>)
 800b018:	429c      	cmp	r4, r3
 800b01a:	bf08      	it	eq
 800b01c:	68ec      	ldreq	r4, [r5, #12]
 800b01e:	e7e6      	b.n	800afee <__swsetup_r+0x1e>
 800b020:	0758      	lsls	r0, r3, #29
 800b022:	d512      	bpl.n	800b04a <__swsetup_r+0x7a>
 800b024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b026:	b141      	cbz	r1, 800b03a <__swsetup_r+0x6a>
 800b028:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b02c:	4299      	cmp	r1, r3
 800b02e:	d002      	beq.n	800b036 <__swsetup_r+0x66>
 800b030:	4630      	mov	r0, r6
 800b032:	f7ff fb99 	bl	800a768 <_free_r>
 800b036:	2300      	movs	r3, #0
 800b038:	6363      	str	r3, [r4, #52]	; 0x34
 800b03a:	89a3      	ldrh	r3, [r4, #12]
 800b03c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b040:	81a3      	strh	r3, [r4, #12]
 800b042:	2300      	movs	r3, #0
 800b044:	6063      	str	r3, [r4, #4]
 800b046:	6923      	ldr	r3, [r4, #16]
 800b048:	6023      	str	r3, [r4, #0]
 800b04a:	89a3      	ldrh	r3, [r4, #12]
 800b04c:	f043 0308 	orr.w	r3, r3, #8
 800b050:	81a3      	strh	r3, [r4, #12]
 800b052:	6923      	ldr	r3, [r4, #16]
 800b054:	b94b      	cbnz	r3, 800b06a <__swsetup_r+0x9a>
 800b056:	89a3      	ldrh	r3, [r4, #12]
 800b058:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b05c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b060:	d003      	beq.n	800b06a <__swsetup_r+0x9a>
 800b062:	4621      	mov	r1, r4
 800b064:	4630      	mov	r0, r6
 800b066:	f000 fa09 	bl	800b47c <__smakebuf_r>
 800b06a:	89a0      	ldrh	r0, [r4, #12]
 800b06c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b070:	f010 0301 	ands.w	r3, r0, #1
 800b074:	d00a      	beq.n	800b08c <__swsetup_r+0xbc>
 800b076:	2300      	movs	r3, #0
 800b078:	60a3      	str	r3, [r4, #8]
 800b07a:	6963      	ldr	r3, [r4, #20]
 800b07c:	425b      	negs	r3, r3
 800b07e:	61a3      	str	r3, [r4, #24]
 800b080:	6923      	ldr	r3, [r4, #16]
 800b082:	b943      	cbnz	r3, 800b096 <__swsetup_r+0xc6>
 800b084:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b088:	d1ba      	bne.n	800b000 <__swsetup_r+0x30>
 800b08a:	bd70      	pop	{r4, r5, r6, pc}
 800b08c:	0781      	lsls	r1, r0, #30
 800b08e:	bf58      	it	pl
 800b090:	6963      	ldrpl	r3, [r4, #20]
 800b092:	60a3      	str	r3, [r4, #8]
 800b094:	e7f4      	b.n	800b080 <__swsetup_r+0xb0>
 800b096:	2000      	movs	r0, #0
 800b098:	e7f7      	b.n	800b08a <__swsetup_r+0xba>
 800b09a:	bf00      	nop
 800b09c:	2000009c 	.word	0x2000009c
 800b0a0:	0800c740 	.word	0x0800c740
 800b0a4:	0800c760 	.word	0x0800c760
 800b0a8:	0800c720 	.word	0x0800c720

0800b0ac <abort>:
 800b0ac:	b508      	push	{r3, lr}
 800b0ae:	2006      	movs	r0, #6
 800b0b0:	f000 faa2 	bl	800b5f8 <raise>
 800b0b4:	2001      	movs	r0, #1
 800b0b6:	f7f7 facd 	bl	8002654 <_exit>
	...

0800b0bc <__sflush_r>:
 800b0bc:	898a      	ldrh	r2, [r1, #12]
 800b0be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	0710      	lsls	r0, r2, #28
 800b0c6:	460c      	mov	r4, r1
 800b0c8:	d458      	bmi.n	800b17c <__sflush_r+0xc0>
 800b0ca:	684b      	ldr	r3, [r1, #4]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	dc05      	bgt.n	800b0dc <__sflush_r+0x20>
 800b0d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	dc02      	bgt.n	800b0dc <__sflush_r+0x20>
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0de:	2e00      	cmp	r6, #0
 800b0e0:	d0f9      	beq.n	800b0d6 <__sflush_r+0x1a>
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b0e8:	682f      	ldr	r7, [r5, #0]
 800b0ea:	602b      	str	r3, [r5, #0]
 800b0ec:	d032      	beq.n	800b154 <__sflush_r+0x98>
 800b0ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0f0:	89a3      	ldrh	r3, [r4, #12]
 800b0f2:	075a      	lsls	r2, r3, #29
 800b0f4:	d505      	bpl.n	800b102 <__sflush_r+0x46>
 800b0f6:	6863      	ldr	r3, [r4, #4]
 800b0f8:	1ac0      	subs	r0, r0, r3
 800b0fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0fc:	b10b      	cbz	r3, 800b102 <__sflush_r+0x46>
 800b0fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b100:	1ac0      	subs	r0, r0, r3
 800b102:	2300      	movs	r3, #0
 800b104:	4602      	mov	r2, r0
 800b106:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b108:	6a21      	ldr	r1, [r4, #32]
 800b10a:	4628      	mov	r0, r5
 800b10c:	47b0      	blx	r6
 800b10e:	1c43      	adds	r3, r0, #1
 800b110:	89a3      	ldrh	r3, [r4, #12]
 800b112:	d106      	bne.n	800b122 <__sflush_r+0x66>
 800b114:	6829      	ldr	r1, [r5, #0]
 800b116:	291d      	cmp	r1, #29
 800b118:	d82c      	bhi.n	800b174 <__sflush_r+0xb8>
 800b11a:	4a2a      	ldr	r2, [pc, #168]	; (800b1c4 <__sflush_r+0x108>)
 800b11c:	40ca      	lsrs	r2, r1
 800b11e:	07d6      	lsls	r6, r2, #31
 800b120:	d528      	bpl.n	800b174 <__sflush_r+0xb8>
 800b122:	2200      	movs	r2, #0
 800b124:	6062      	str	r2, [r4, #4]
 800b126:	04d9      	lsls	r1, r3, #19
 800b128:	6922      	ldr	r2, [r4, #16]
 800b12a:	6022      	str	r2, [r4, #0]
 800b12c:	d504      	bpl.n	800b138 <__sflush_r+0x7c>
 800b12e:	1c42      	adds	r2, r0, #1
 800b130:	d101      	bne.n	800b136 <__sflush_r+0x7a>
 800b132:	682b      	ldr	r3, [r5, #0]
 800b134:	b903      	cbnz	r3, 800b138 <__sflush_r+0x7c>
 800b136:	6560      	str	r0, [r4, #84]	; 0x54
 800b138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b13a:	602f      	str	r7, [r5, #0]
 800b13c:	2900      	cmp	r1, #0
 800b13e:	d0ca      	beq.n	800b0d6 <__sflush_r+0x1a>
 800b140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b144:	4299      	cmp	r1, r3
 800b146:	d002      	beq.n	800b14e <__sflush_r+0x92>
 800b148:	4628      	mov	r0, r5
 800b14a:	f7ff fb0d 	bl	800a768 <_free_r>
 800b14e:	2000      	movs	r0, #0
 800b150:	6360      	str	r0, [r4, #52]	; 0x34
 800b152:	e7c1      	b.n	800b0d8 <__sflush_r+0x1c>
 800b154:	6a21      	ldr	r1, [r4, #32]
 800b156:	2301      	movs	r3, #1
 800b158:	4628      	mov	r0, r5
 800b15a:	47b0      	blx	r6
 800b15c:	1c41      	adds	r1, r0, #1
 800b15e:	d1c7      	bne.n	800b0f0 <__sflush_r+0x34>
 800b160:	682b      	ldr	r3, [r5, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d0c4      	beq.n	800b0f0 <__sflush_r+0x34>
 800b166:	2b1d      	cmp	r3, #29
 800b168:	d001      	beq.n	800b16e <__sflush_r+0xb2>
 800b16a:	2b16      	cmp	r3, #22
 800b16c:	d101      	bne.n	800b172 <__sflush_r+0xb6>
 800b16e:	602f      	str	r7, [r5, #0]
 800b170:	e7b1      	b.n	800b0d6 <__sflush_r+0x1a>
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b178:	81a3      	strh	r3, [r4, #12]
 800b17a:	e7ad      	b.n	800b0d8 <__sflush_r+0x1c>
 800b17c:	690f      	ldr	r7, [r1, #16]
 800b17e:	2f00      	cmp	r7, #0
 800b180:	d0a9      	beq.n	800b0d6 <__sflush_r+0x1a>
 800b182:	0793      	lsls	r3, r2, #30
 800b184:	680e      	ldr	r6, [r1, #0]
 800b186:	bf08      	it	eq
 800b188:	694b      	ldreq	r3, [r1, #20]
 800b18a:	600f      	str	r7, [r1, #0]
 800b18c:	bf18      	it	ne
 800b18e:	2300      	movne	r3, #0
 800b190:	eba6 0807 	sub.w	r8, r6, r7
 800b194:	608b      	str	r3, [r1, #8]
 800b196:	f1b8 0f00 	cmp.w	r8, #0
 800b19a:	dd9c      	ble.n	800b0d6 <__sflush_r+0x1a>
 800b19c:	6a21      	ldr	r1, [r4, #32]
 800b19e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b1a0:	4643      	mov	r3, r8
 800b1a2:	463a      	mov	r2, r7
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	47b0      	blx	r6
 800b1a8:	2800      	cmp	r0, #0
 800b1aa:	dc06      	bgt.n	800b1ba <__sflush_r+0xfe>
 800b1ac:	89a3      	ldrh	r3, [r4, #12]
 800b1ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1b2:	81a3      	strh	r3, [r4, #12]
 800b1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b8:	e78e      	b.n	800b0d8 <__sflush_r+0x1c>
 800b1ba:	4407      	add	r7, r0
 800b1bc:	eba8 0800 	sub.w	r8, r8, r0
 800b1c0:	e7e9      	b.n	800b196 <__sflush_r+0xda>
 800b1c2:	bf00      	nop
 800b1c4:	20400001 	.word	0x20400001

0800b1c8 <_fflush_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	690b      	ldr	r3, [r1, #16]
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	460c      	mov	r4, r1
 800b1d0:	b913      	cbnz	r3, 800b1d8 <_fflush_r+0x10>
 800b1d2:	2500      	movs	r5, #0
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	bd38      	pop	{r3, r4, r5, pc}
 800b1d8:	b118      	cbz	r0, 800b1e2 <_fflush_r+0x1a>
 800b1da:	6983      	ldr	r3, [r0, #24]
 800b1dc:	b90b      	cbnz	r3, 800b1e2 <_fflush_r+0x1a>
 800b1de:	f000 f887 	bl	800b2f0 <__sinit>
 800b1e2:	4b14      	ldr	r3, [pc, #80]	; (800b234 <_fflush_r+0x6c>)
 800b1e4:	429c      	cmp	r4, r3
 800b1e6:	d11b      	bne.n	800b220 <_fflush_r+0x58>
 800b1e8:	686c      	ldr	r4, [r5, #4]
 800b1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d0ef      	beq.n	800b1d2 <_fflush_r+0xa>
 800b1f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1f4:	07d0      	lsls	r0, r2, #31
 800b1f6:	d404      	bmi.n	800b202 <_fflush_r+0x3a>
 800b1f8:	0599      	lsls	r1, r3, #22
 800b1fa:	d402      	bmi.n	800b202 <_fflush_r+0x3a>
 800b1fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1fe:	f000 f915 	bl	800b42c <__retarget_lock_acquire_recursive>
 800b202:	4628      	mov	r0, r5
 800b204:	4621      	mov	r1, r4
 800b206:	f7ff ff59 	bl	800b0bc <__sflush_r>
 800b20a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b20c:	07da      	lsls	r2, r3, #31
 800b20e:	4605      	mov	r5, r0
 800b210:	d4e0      	bmi.n	800b1d4 <_fflush_r+0xc>
 800b212:	89a3      	ldrh	r3, [r4, #12]
 800b214:	059b      	lsls	r3, r3, #22
 800b216:	d4dd      	bmi.n	800b1d4 <_fflush_r+0xc>
 800b218:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b21a:	f000 f908 	bl	800b42e <__retarget_lock_release_recursive>
 800b21e:	e7d9      	b.n	800b1d4 <_fflush_r+0xc>
 800b220:	4b05      	ldr	r3, [pc, #20]	; (800b238 <_fflush_r+0x70>)
 800b222:	429c      	cmp	r4, r3
 800b224:	d101      	bne.n	800b22a <_fflush_r+0x62>
 800b226:	68ac      	ldr	r4, [r5, #8]
 800b228:	e7df      	b.n	800b1ea <_fflush_r+0x22>
 800b22a:	4b04      	ldr	r3, [pc, #16]	; (800b23c <_fflush_r+0x74>)
 800b22c:	429c      	cmp	r4, r3
 800b22e:	bf08      	it	eq
 800b230:	68ec      	ldreq	r4, [r5, #12]
 800b232:	e7da      	b.n	800b1ea <_fflush_r+0x22>
 800b234:	0800c740 	.word	0x0800c740
 800b238:	0800c760 	.word	0x0800c760
 800b23c:	0800c720 	.word	0x0800c720

0800b240 <std>:
 800b240:	2300      	movs	r3, #0
 800b242:	b510      	push	{r4, lr}
 800b244:	4604      	mov	r4, r0
 800b246:	e9c0 3300 	strd	r3, r3, [r0]
 800b24a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b24e:	6083      	str	r3, [r0, #8]
 800b250:	8181      	strh	r1, [r0, #12]
 800b252:	6643      	str	r3, [r0, #100]	; 0x64
 800b254:	81c2      	strh	r2, [r0, #14]
 800b256:	6183      	str	r3, [r0, #24]
 800b258:	4619      	mov	r1, r3
 800b25a:	2208      	movs	r2, #8
 800b25c:	305c      	adds	r0, #92	; 0x5c
 800b25e:	f7fb fd91 	bl	8006d84 <memset>
 800b262:	4b05      	ldr	r3, [pc, #20]	; (800b278 <std+0x38>)
 800b264:	6263      	str	r3, [r4, #36]	; 0x24
 800b266:	4b05      	ldr	r3, [pc, #20]	; (800b27c <std+0x3c>)
 800b268:	62a3      	str	r3, [r4, #40]	; 0x28
 800b26a:	4b05      	ldr	r3, [pc, #20]	; (800b280 <std+0x40>)
 800b26c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b26e:	4b05      	ldr	r3, [pc, #20]	; (800b284 <std+0x44>)
 800b270:	6224      	str	r4, [r4, #32]
 800b272:	6323      	str	r3, [r4, #48]	; 0x30
 800b274:	bd10      	pop	{r4, pc}
 800b276:	bf00      	nop
 800b278:	08007ad5 	.word	0x08007ad5
 800b27c:	08007af7 	.word	0x08007af7
 800b280:	08007b2f 	.word	0x08007b2f
 800b284:	08007b53 	.word	0x08007b53

0800b288 <_cleanup_r>:
 800b288:	4901      	ldr	r1, [pc, #4]	; (800b290 <_cleanup_r+0x8>)
 800b28a:	f000 b8af 	b.w	800b3ec <_fwalk_reent>
 800b28e:	bf00      	nop
 800b290:	0800b1c9 	.word	0x0800b1c9

0800b294 <__sfmoreglue>:
 800b294:	b570      	push	{r4, r5, r6, lr}
 800b296:	2268      	movs	r2, #104	; 0x68
 800b298:	1e4d      	subs	r5, r1, #1
 800b29a:	4355      	muls	r5, r2
 800b29c:	460e      	mov	r6, r1
 800b29e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b2a2:	f7ff facd 	bl	800a840 <_malloc_r>
 800b2a6:	4604      	mov	r4, r0
 800b2a8:	b140      	cbz	r0, 800b2bc <__sfmoreglue+0x28>
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	e9c0 1600 	strd	r1, r6, [r0]
 800b2b0:	300c      	adds	r0, #12
 800b2b2:	60a0      	str	r0, [r4, #8]
 800b2b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b2b8:	f7fb fd64 	bl	8006d84 <memset>
 800b2bc:	4620      	mov	r0, r4
 800b2be:	bd70      	pop	{r4, r5, r6, pc}

0800b2c0 <__sfp_lock_acquire>:
 800b2c0:	4801      	ldr	r0, [pc, #4]	; (800b2c8 <__sfp_lock_acquire+0x8>)
 800b2c2:	f000 b8b3 	b.w	800b42c <__retarget_lock_acquire_recursive>
 800b2c6:	bf00      	nop
 800b2c8:	20000a5d 	.word	0x20000a5d

0800b2cc <__sfp_lock_release>:
 800b2cc:	4801      	ldr	r0, [pc, #4]	; (800b2d4 <__sfp_lock_release+0x8>)
 800b2ce:	f000 b8ae 	b.w	800b42e <__retarget_lock_release_recursive>
 800b2d2:	bf00      	nop
 800b2d4:	20000a5d 	.word	0x20000a5d

0800b2d8 <__sinit_lock_acquire>:
 800b2d8:	4801      	ldr	r0, [pc, #4]	; (800b2e0 <__sinit_lock_acquire+0x8>)
 800b2da:	f000 b8a7 	b.w	800b42c <__retarget_lock_acquire_recursive>
 800b2de:	bf00      	nop
 800b2e0:	20000a5e 	.word	0x20000a5e

0800b2e4 <__sinit_lock_release>:
 800b2e4:	4801      	ldr	r0, [pc, #4]	; (800b2ec <__sinit_lock_release+0x8>)
 800b2e6:	f000 b8a2 	b.w	800b42e <__retarget_lock_release_recursive>
 800b2ea:	bf00      	nop
 800b2ec:	20000a5e 	.word	0x20000a5e

0800b2f0 <__sinit>:
 800b2f0:	b510      	push	{r4, lr}
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	f7ff fff0 	bl	800b2d8 <__sinit_lock_acquire>
 800b2f8:	69a3      	ldr	r3, [r4, #24]
 800b2fa:	b11b      	cbz	r3, 800b304 <__sinit+0x14>
 800b2fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b300:	f7ff bff0 	b.w	800b2e4 <__sinit_lock_release>
 800b304:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b308:	6523      	str	r3, [r4, #80]	; 0x50
 800b30a:	4b13      	ldr	r3, [pc, #76]	; (800b358 <__sinit+0x68>)
 800b30c:	4a13      	ldr	r2, [pc, #76]	; (800b35c <__sinit+0x6c>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	62a2      	str	r2, [r4, #40]	; 0x28
 800b312:	42a3      	cmp	r3, r4
 800b314:	bf04      	itt	eq
 800b316:	2301      	moveq	r3, #1
 800b318:	61a3      	streq	r3, [r4, #24]
 800b31a:	4620      	mov	r0, r4
 800b31c:	f000 f820 	bl	800b360 <__sfp>
 800b320:	6060      	str	r0, [r4, #4]
 800b322:	4620      	mov	r0, r4
 800b324:	f000 f81c 	bl	800b360 <__sfp>
 800b328:	60a0      	str	r0, [r4, #8]
 800b32a:	4620      	mov	r0, r4
 800b32c:	f000 f818 	bl	800b360 <__sfp>
 800b330:	2200      	movs	r2, #0
 800b332:	60e0      	str	r0, [r4, #12]
 800b334:	2104      	movs	r1, #4
 800b336:	6860      	ldr	r0, [r4, #4]
 800b338:	f7ff ff82 	bl	800b240 <std>
 800b33c:	68a0      	ldr	r0, [r4, #8]
 800b33e:	2201      	movs	r2, #1
 800b340:	2109      	movs	r1, #9
 800b342:	f7ff ff7d 	bl	800b240 <std>
 800b346:	68e0      	ldr	r0, [r4, #12]
 800b348:	2202      	movs	r2, #2
 800b34a:	2112      	movs	r1, #18
 800b34c:	f7ff ff78 	bl	800b240 <std>
 800b350:	2301      	movs	r3, #1
 800b352:	61a3      	str	r3, [r4, #24]
 800b354:	e7d2      	b.n	800b2fc <__sinit+0xc>
 800b356:	bf00      	nop
 800b358:	0800c2d8 	.word	0x0800c2d8
 800b35c:	0800b289 	.word	0x0800b289

0800b360 <__sfp>:
 800b360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b362:	4607      	mov	r7, r0
 800b364:	f7ff ffac 	bl	800b2c0 <__sfp_lock_acquire>
 800b368:	4b1e      	ldr	r3, [pc, #120]	; (800b3e4 <__sfp+0x84>)
 800b36a:	681e      	ldr	r6, [r3, #0]
 800b36c:	69b3      	ldr	r3, [r6, #24]
 800b36e:	b913      	cbnz	r3, 800b376 <__sfp+0x16>
 800b370:	4630      	mov	r0, r6
 800b372:	f7ff ffbd 	bl	800b2f0 <__sinit>
 800b376:	3648      	adds	r6, #72	; 0x48
 800b378:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b37c:	3b01      	subs	r3, #1
 800b37e:	d503      	bpl.n	800b388 <__sfp+0x28>
 800b380:	6833      	ldr	r3, [r6, #0]
 800b382:	b30b      	cbz	r3, 800b3c8 <__sfp+0x68>
 800b384:	6836      	ldr	r6, [r6, #0]
 800b386:	e7f7      	b.n	800b378 <__sfp+0x18>
 800b388:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b38c:	b9d5      	cbnz	r5, 800b3c4 <__sfp+0x64>
 800b38e:	4b16      	ldr	r3, [pc, #88]	; (800b3e8 <__sfp+0x88>)
 800b390:	60e3      	str	r3, [r4, #12]
 800b392:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b396:	6665      	str	r5, [r4, #100]	; 0x64
 800b398:	f000 f847 	bl	800b42a <__retarget_lock_init_recursive>
 800b39c:	f7ff ff96 	bl	800b2cc <__sfp_lock_release>
 800b3a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b3a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b3a8:	6025      	str	r5, [r4, #0]
 800b3aa:	61a5      	str	r5, [r4, #24]
 800b3ac:	2208      	movs	r2, #8
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b3b4:	f7fb fce6 	bl	8006d84 <memset>
 800b3b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b3bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3c4:	3468      	adds	r4, #104	; 0x68
 800b3c6:	e7d9      	b.n	800b37c <__sfp+0x1c>
 800b3c8:	2104      	movs	r1, #4
 800b3ca:	4638      	mov	r0, r7
 800b3cc:	f7ff ff62 	bl	800b294 <__sfmoreglue>
 800b3d0:	4604      	mov	r4, r0
 800b3d2:	6030      	str	r0, [r6, #0]
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	d1d5      	bne.n	800b384 <__sfp+0x24>
 800b3d8:	f7ff ff78 	bl	800b2cc <__sfp_lock_release>
 800b3dc:	230c      	movs	r3, #12
 800b3de:	603b      	str	r3, [r7, #0]
 800b3e0:	e7ee      	b.n	800b3c0 <__sfp+0x60>
 800b3e2:	bf00      	nop
 800b3e4:	0800c2d8 	.word	0x0800c2d8
 800b3e8:	ffff0001 	.word	0xffff0001

0800b3ec <_fwalk_reent>:
 800b3ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3f0:	4606      	mov	r6, r0
 800b3f2:	4688      	mov	r8, r1
 800b3f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b3f8:	2700      	movs	r7, #0
 800b3fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3fe:	f1b9 0901 	subs.w	r9, r9, #1
 800b402:	d505      	bpl.n	800b410 <_fwalk_reent+0x24>
 800b404:	6824      	ldr	r4, [r4, #0]
 800b406:	2c00      	cmp	r4, #0
 800b408:	d1f7      	bne.n	800b3fa <_fwalk_reent+0xe>
 800b40a:	4638      	mov	r0, r7
 800b40c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b410:	89ab      	ldrh	r3, [r5, #12]
 800b412:	2b01      	cmp	r3, #1
 800b414:	d907      	bls.n	800b426 <_fwalk_reent+0x3a>
 800b416:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b41a:	3301      	adds	r3, #1
 800b41c:	d003      	beq.n	800b426 <_fwalk_reent+0x3a>
 800b41e:	4629      	mov	r1, r5
 800b420:	4630      	mov	r0, r6
 800b422:	47c0      	blx	r8
 800b424:	4307      	orrs	r7, r0
 800b426:	3568      	adds	r5, #104	; 0x68
 800b428:	e7e9      	b.n	800b3fe <_fwalk_reent+0x12>

0800b42a <__retarget_lock_init_recursive>:
 800b42a:	4770      	bx	lr

0800b42c <__retarget_lock_acquire_recursive>:
 800b42c:	4770      	bx	lr

0800b42e <__retarget_lock_release_recursive>:
 800b42e:	4770      	bx	lr

0800b430 <__swhatbuf_r>:
 800b430:	b570      	push	{r4, r5, r6, lr}
 800b432:	460e      	mov	r6, r1
 800b434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b438:	2900      	cmp	r1, #0
 800b43a:	b096      	sub	sp, #88	; 0x58
 800b43c:	4614      	mov	r4, r2
 800b43e:	461d      	mov	r5, r3
 800b440:	da08      	bge.n	800b454 <__swhatbuf_r+0x24>
 800b442:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b446:	2200      	movs	r2, #0
 800b448:	602a      	str	r2, [r5, #0]
 800b44a:	061a      	lsls	r2, r3, #24
 800b44c:	d410      	bmi.n	800b470 <__swhatbuf_r+0x40>
 800b44e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b452:	e00e      	b.n	800b472 <__swhatbuf_r+0x42>
 800b454:	466a      	mov	r2, sp
 800b456:	f000 f8eb 	bl	800b630 <_fstat_r>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	dbf1      	blt.n	800b442 <__swhatbuf_r+0x12>
 800b45e:	9a01      	ldr	r2, [sp, #4]
 800b460:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b464:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b468:	425a      	negs	r2, r3
 800b46a:	415a      	adcs	r2, r3
 800b46c:	602a      	str	r2, [r5, #0]
 800b46e:	e7ee      	b.n	800b44e <__swhatbuf_r+0x1e>
 800b470:	2340      	movs	r3, #64	; 0x40
 800b472:	2000      	movs	r0, #0
 800b474:	6023      	str	r3, [r4, #0]
 800b476:	b016      	add	sp, #88	; 0x58
 800b478:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b47c <__smakebuf_r>:
 800b47c:	898b      	ldrh	r3, [r1, #12]
 800b47e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b480:	079d      	lsls	r5, r3, #30
 800b482:	4606      	mov	r6, r0
 800b484:	460c      	mov	r4, r1
 800b486:	d507      	bpl.n	800b498 <__smakebuf_r+0x1c>
 800b488:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b48c:	6023      	str	r3, [r4, #0]
 800b48e:	6123      	str	r3, [r4, #16]
 800b490:	2301      	movs	r3, #1
 800b492:	6163      	str	r3, [r4, #20]
 800b494:	b002      	add	sp, #8
 800b496:	bd70      	pop	{r4, r5, r6, pc}
 800b498:	ab01      	add	r3, sp, #4
 800b49a:	466a      	mov	r2, sp
 800b49c:	f7ff ffc8 	bl	800b430 <__swhatbuf_r>
 800b4a0:	9900      	ldr	r1, [sp, #0]
 800b4a2:	4605      	mov	r5, r0
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7ff f9cb 	bl	800a840 <_malloc_r>
 800b4aa:	b948      	cbnz	r0, 800b4c0 <__smakebuf_r+0x44>
 800b4ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4b0:	059a      	lsls	r2, r3, #22
 800b4b2:	d4ef      	bmi.n	800b494 <__smakebuf_r+0x18>
 800b4b4:	f023 0303 	bic.w	r3, r3, #3
 800b4b8:	f043 0302 	orr.w	r3, r3, #2
 800b4bc:	81a3      	strh	r3, [r4, #12]
 800b4be:	e7e3      	b.n	800b488 <__smakebuf_r+0xc>
 800b4c0:	4b0d      	ldr	r3, [pc, #52]	; (800b4f8 <__smakebuf_r+0x7c>)
 800b4c2:	62b3      	str	r3, [r6, #40]	; 0x28
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	6020      	str	r0, [r4, #0]
 800b4c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4cc:	81a3      	strh	r3, [r4, #12]
 800b4ce:	9b00      	ldr	r3, [sp, #0]
 800b4d0:	6163      	str	r3, [r4, #20]
 800b4d2:	9b01      	ldr	r3, [sp, #4]
 800b4d4:	6120      	str	r0, [r4, #16]
 800b4d6:	b15b      	cbz	r3, 800b4f0 <__smakebuf_r+0x74>
 800b4d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4dc:	4630      	mov	r0, r6
 800b4de:	f000 f8b9 	bl	800b654 <_isatty_r>
 800b4e2:	b128      	cbz	r0, 800b4f0 <__smakebuf_r+0x74>
 800b4e4:	89a3      	ldrh	r3, [r4, #12]
 800b4e6:	f023 0303 	bic.w	r3, r3, #3
 800b4ea:	f043 0301 	orr.w	r3, r3, #1
 800b4ee:	81a3      	strh	r3, [r4, #12]
 800b4f0:	89a0      	ldrh	r0, [r4, #12]
 800b4f2:	4305      	orrs	r5, r0
 800b4f4:	81a5      	strh	r5, [r4, #12]
 800b4f6:	e7cd      	b.n	800b494 <__smakebuf_r+0x18>
 800b4f8:	0800b289 	.word	0x0800b289

0800b4fc <memmove>:
 800b4fc:	4288      	cmp	r0, r1
 800b4fe:	b510      	push	{r4, lr}
 800b500:	eb01 0402 	add.w	r4, r1, r2
 800b504:	d902      	bls.n	800b50c <memmove+0x10>
 800b506:	4284      	cmp	r4, r0
 800b508:	4623      	mov	r3, r4
 800b50a:	d807      	bhi.n	800b51c <memmove+0x20>
 800b50c:	1e43      	subs	r3, r0, #1
 800b50e:	42a1      	cmp	r1, r4
 800b510:	d008      	beq.n	800b524 <memmove+0x28>
 800b512:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b516:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b51a:	e7f8      	b.n	800b50e <memmove+0x12>
 800b51c:	4402      	add	r2, r0
 800b51e:	4601      	mov	r1, r0
 800b520:	428a      	cmp	r2, r1
 800b522:	d100      	bne.n	800b526 <memmove+0x2a>
 800b524:	bd10      	pop	{r4, pc}
 800b526:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b52a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b52e:	e7f7      	b.n	800b520 <memmove+0x24>

0800b530 <__malloc_lock>:
 800b530:	4801      	ldr	r0, [pc, #4]	; (800b538 <__malloc_lock+0x8>)
 800b532:	f7ff bf7b 	b.w	800b42c <__retarget_lock_acquire_recursive>
 800b536:	bf00      	nop
 800b538:	20000a5c 	.word	0x20000a5c

0800b53c <__malloc_unlock>:
 800b53c:	4801      	ldr	r0, [pc, #4]	; (800b544 <__malloc_unlock+0x8>)
 800b53e:	f7ff bf76 	b.w	800b42e <__retarget_lock_release_recursive>
 800b542:	bf00      	nop
 800b544:	20000a5c 	.word	0x20000a5c

0800b548 <_realloc_r>:
 800b548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b54c:	4680      	mov	r8, r0
 800b54e:	4614      	mov	r4, r2
 800b550:	460e      	mov	r6, r1
 800b552:	b921      	cbnz	r1, 800b55e <_realloc_r+0x16>
 800b554:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b558:	4611      	mov	r1, r2
 800b55a:	f7ff b971 	b.w	800a840 <_malloc_r>
 800b55e:	b92a      	cbnz	r2, 800b56c <_realloc_r+0x24>
 800b560:	f7ff f902 	bl	800a768 <_free_r>
 800b564:	4625      	mov	r5, r4
 800b566:	4628      	mov	r0, r5
 800b568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b56c:	f000 f882 	bl	800b674 <_malloc_usable_size_r>
 800b570:	4284      	cmp	r4, r0
 800b572:	4607      	mov	r7, r0
 800b574:	d802      	bhi.n	800b57c <_realloc_r+0x34>
 800b576:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b57a:	d812      	bhi.n	800b5a2 <_realloc_r+0x5a>
 800b57c:	4621      	mov	r1, r4
 800b57e:	4640      	mov	r0, r8
 800b580:	f7ff f95e 	bl	800a840 <_malloc_r>
 800b584:	4605      	mov	r5, r0
 800b586:	2800      	cmp	r0, #0
 800b588:	d0ed      	beq.n	800b566 <_realloc_r+0x1e>
 800b58a:	42bc      	cmp	r4, r7
 800b58c:	4622      	mov	r2, r4
 800b58e:	4631      	mov	r1, r6
 800b590:	bf28      	it	cs
 800b592:	463a      	movcs	r2, r7
 800b594:	f7fb fbe8 	bl	8006d68 <memcpy>
 800b598:	4631      	mov	r1, r6
 800b59a:	4640      	mov	r0, r8
 800b59c:	f7ff f8e4 	bl	800a768 <_free_r>
 800b5a0:	e7e1      	b.n	800b566 <_realloc_r+0x1e>
 800b5a2:	4635      	mov	r5, r6
 800b5a4:	e7df      	b.n	800b566 <_realloc_r+0x1e>

0800b5a6 <_raise_r>:
 800b5a6:	291f      	cmp	r1, #31
 800b5a8:	b538      	push	{r3, r4, r5, lr}
 800b5aa:	4604      	mov	r4, r0
 800b5ac:	460d      	mov	r5, r1
 800b5ae:	d904      	bls.n	800b5ba <_raise_r+0x14>
 800b5b0:	2316      	movs	r3, #22
 800b5b2:	6003      	str	r3, [r0, #0]
 800b5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b8:	bd38      	pop	{r3, r4, r5, pc}
 800b5ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b5bc:	b112      	cbz	r2, 800b5c4 <_raise_r+0x1e>
 800b5be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b5c2:	b94b      	cbnz	r3, 800b5d8 <_raise_r+0x32>
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	f000 f831 	bl	800b62c <_getpid_r>
 800b5ca:	462a      	mov	r2, r5
 800b5cc:	4601      	mov	r1, r0
 800b5ce:	4620      	mov	r0, r4
 800b5d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5d4:	f000 b818 	b.w	800b608 <_kill_r>
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d00a      	beq.n	800b5f2 <_raise_r+0x4c>
 800b5dc:	1c59      	adds	r1, r3, #1
 800b5de:	d103      	bne.n	800b5e8 <_raise_r+0x42>
 800b5e0:	2316      	movs	r3, #22
 800b5e2:	6003      	str	r3, [r0, #0]
 800b5e4:	2001      	movs	r0, #1
 800b5e6:	e7e7      	b.n	800b5b8 <_raise_r+0x12>
 800b5e8:	2400      	movs	r4, #0
 800b5ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b5ee:	4628      	mov	r0, r5
 800b5f0:	4798      	blx	r3
 800b5f2:	2000      	movs	r0, #0
 800b5f4:	e7e0      	b.n	800b5b8 <_raise_r+0x12>
	...

0800b5f8 <raise>:
 800b5f8:	4b02      	ldr	r3, [pc, #8]	; (800b604 <raise+0xc>)
 800b5fa:	4601      	mov	r1, r0
 800b5fc:	6818      	ldr	r0, [r3, #0]
 800b5fe:	f7ff bfd2 	b.w	800b5a6 <_raise_r>
 800b602:	bf00      	nop
 800b604:	2000009c 	.word	0x2000009c

0800b608 <_kill_r>:
 800b608:	b538      	push	{r3, r4, r5, lr}
 800b60a:	4d07      	ldr	r5, [pc, #28]	; (800b628 <_kill_r+0x20>)
 800b60c:	2300      	movs	r3, #0
 800b60e:	4604      	mov	r4, r0
 800b610:	4608      	mov	r0, r1
 800b612:	4611      	mov	r1, r2
 800b614:	602b      	str	r3, [r5, #0]
 800b616:	f7f7 f80d 	bl	8002634 <_kill>
 800b61a:	1c43      	adds	r3, r0, #1
 800b61c:	d102      	bne.n	800b624 <_kill_r+0x1c>
 800b61e:	682b      	ldr	r3, [r5, #0]
 800b620:	b103      	cbz	r3, 800b624 <_kill_r+0x1c>
 800b622:	6023      	str	r3, [r4, #0]
 800b624:	bd38      	pop	{r3, r4, r5, pc}
 800b626:	bf00      	nop
 800b628:	20000a58 	.word	0x20000a58

0800b62c <_getpid_r>:
 800b62c:	f7f6 bffa 	b.w	8002624 <_getpid>

0800b630 <_fstat_r>:
 800b630:	b538      	push	{r3, r4, r5, lr}
 800b632:	4d07      	ldr	r5, [pc, #28]	; (800b650 <_fstat_r+0x20>)
 800b634:	2300      	movs	r3, #0
 800b636:	4604      	mov	r4, r0
 800b638:	4608      	mov	r0, r1
 800b63a:	4611      	mov	r1, r2
 800b63c:	602b      	str	r3, [r5, #0]
 800b63e:	f7f7 f858 	bl	80026f2 <_fstat>
 800b642:	1c43      	adds	r3, r0, #1
 800b644:	d102      	bne.n	800b64c <_fstat_r+0x1c>
 800b646:	682b      	ldr	r3, [r5, #0]
 800b648:	b103      	cbz	r3, 800b64c <_fstat_r+0x1c>
 800b64a:	6023      	str	r3, [r4, #0]
 800b64c:	bd38      	pop	{r3, r4, r5, pc}
 800b64e:	bf00      	nop
 800b650:	20000a58 	.word	0x20000a58

0800b654 <_isatty_r>:
 800b654:	b538      	push	{r3, r4, r5, lr}
 800b656:	4d06      	ldr	r5, [pc, #24]	; (800b670 <_isatty_r+0x1c>)
 800b658:	2300      	movs	r3, #0
 800b65a:	4604      	mov	r4, r0
 800b65c:	4608      	mov	r0, r1
 800b65e:	602b      	str	r3, [r5, #0]
 800b660:	f7f7 f857 	bl	8002712 <_isatty>
 800b664:	1c43      	adds	r3, r0, #1
 800b666:	d102      	bne.n	800b66e <_isatty_r+0x1a>
 800b668:	682b      	ldr	r3, [r5, #0]
 800b66a:	b103      	cbz	r3, 800b66e <_isatty_r+0x1a>
 800b66c:	6023      	str	r3, [r4, #0]
 800b66e:	bd38      	pop	{r3, r4, r5, pc}
 800b670:	20000a58 	.word	0x20000a58

0800b674 <_malloc_usable_size_r>:
 800b674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b678:	1f18      	subs	r0, r3, #4
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	bfbc      	itt	lt
 800b67e:	580b      	ldrlt	r3, [r1, r0]
 800b680:	18c0      	addlt	r0, r0, r3
 800b682:	4770      	bx	lr
 800b684:	0000      	movs	r0, r0
	...

0800b688 <atan>:
 800b688:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b68c:	ec55 4b10 	vmov	r4, r5, d0
 800b690:	4bc3      	ldr	r3, [pc, #780]	; (800b9a0 <atan+0x318>)
 800b692:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b696:	429e      	cmp	r6, r3
 800b698:	46ab      	mov	fp, r5
 800b69a:	dd18      	ble.n	800b6ce <atan+0x46>
 800b69c:	4bc1      	ldr	r3, [pc, #772]	; (800b9a4 <atan+0x31c>)
 800b69e:	429e      	cmp	r6, r3
 800b6a0:	dc01      	bgt.n	800b6a6 <atan+0x1e>
 800b6a2:	d109      	bne.n	800b6b8 <atan+0x30>
 800b6a4:	b144      	cbz	r4, 800b6b8 <atan+0x30>
 800b6a6:	4622      	mov	r2, r4
 800b6a8:	462b      	mov	r3, r5
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	f7f4 fded 	bl	800028c <__adddf3>
 800b6b2:	4604      	mov	r4, r0
 800b6b4:	460d      	mov	r5, r1
 800b6b6:	e006      	b.n	800b6c6 <atan+0x3e>
 800b6b8:	f1bb 0f00 	cmp.w	fp, #0
 800b6bc:	f300 8131 	bgt.w	800b922 <atan+0x29a>
 800b6c0:	a59b      	add	r5, pc, #620	; (adr r5, 800b930 <atan+0x2a8>)
 800b6c2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b6c6:	ec45 4b10 	vmov	d0, r4, r5
 800b6ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ce:	4bb6      	ldr	r3, [pc, #728]	; (800b9a8 <atan+0x320>)
 800b6d0:	429e      	cmp	r6, r3
 800b6d2:	dc14      	bgt.n	800b6fe <atan+0x76>
 800b6d4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b6d8:	429e      	cmp	r6, r3
 800b6da:	dc0d      	bgt.n	800b6f8 <atan+0x70>
 800b6dc:	a396      	add	r3, pc, #600	; (adr r3, 800b938 <atan+0x2b0>)
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	ee10 0a10 	vmov	r0, s0
 800b6e6:	4629      	mov	r1, r5
 800b6e8:	f7f4 fdd0 	bl	800028c <__adddf3>
 800b6ec:	4baf      	ldr	r3, [pc, #700]	; (800b9ac <atan+0x324>)
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f7f5 fa12 	bl	8000b18 <__aeabi_dcmpgt>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	d1e6      	bne.n	800b6c6 <atan+0x3e>
 800b6f8:	f04f 3aff 	mov.w	sl, #4294967295
 800b6fc:	e02b      	b.n	800b756 <atan+0xce>
 800b6fe:	f000 f963 	bl	800b9c8 <fabs>
 800b702:	4bab      	ldr	r3, [pc, #684]	; (800b9b0 <atan+0x328>)
 800b704:	429e      	cmp	r6, r3
 800b706:	ec55 4b10 	vmov	r4, r5, d0
 800b70a:	f300 80bf 	bgt.w	800b88c <atan+0x204>
 800b70e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b712:	429e      	cmp	r6, r3
 800b714:	f300 80a0 	bgt.w	800b858 <atan+0x1d0>
 800b718:	ee10 2a10 	vmov	r2, s0
 800b71c:	ee10 0a10 	vmov	r0, s0
 800b720:	462b      	mov	r3, r5
 800b722:	4629      	mov	r1, r5
 800b724:	f7f4 fdb2 	bl	800028c <__adddf3>
 800b728:	4ba0      	ldr	r3, [pc, #640]	; (800b9ac <atan+0x324>)
 800b72a:	2200      	movs	r2, #0
 800b72c:	f7f4 fdac 	bl	8000288 <__aeabi_dsub>
 800b730:	2200      	movs	r2, #0
 800b732:	4606      	mov	r6, r0
 800b734:	460f      	mov	r7, r1
 800b736:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b73a:	4620      	mov	r0, r4
 800b73c:	4629      	mov	r1, r5
 800b73e:	f7f4 fda5 	bl	800028c <__adddf3>
 800b742:	4602      	mov	r2, r0
 800b744:	460b      	mov	r3, r1
 800b746:	4630      	mov	r0, r6
 800b748:	4639      	mov	r1, r7
 800b74a:	f7f5 f87f 	bl	800084c <__aeabi_ddiv>
 800b74e:	f04f 0a00 	mov.w	sl, #0
 800b752:	4604      	mov	r4, r0
 800b754:	460d      	mov	r5, r1
 800b756:	4622      	mov	r2, r4
 800b758:	462b      	mov	r3, r5
 800b75a:	4620      	mov	r0, r4
 800b75c:	4629      	mov	r1, r5
 800b75e:	f7f4 ff4b 	bl	80005f8 <__aeabi_dmul>
 800b762:	4602      	mov	r2, r0
 800b764:	460b      	mov	r3, r1
 800b766:	4680      	mov	r8, r0
 800b768:	4689      	mov	r9, r1
 800b76a:	f7f4 ff45 	bl	80005f8 <__aeabi_dmul>
 800b76e:	a374      	add	r3, pc, #464	; (adr r3, 800b940 <atan+0x2b8>)
 800b770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b774:	4606      	mov	r6, r0
 800b776:	460f      	mov	r7, r1
 800b778:	f7f4 ff3e 	bl	80005f8 <__aeabi_dmul>
 800b77c:	a372      	add	r3, pc, #456	; (adr r3, 800b948 <atan+0x2c0>)
 800b77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b782:	f7f4 fd83 	bl	800028c <__adddf3>
 800b786:	4632      	mov	r2, r6
 800b788:	463b      	mov	r3, r7
 800b78a:	f7f4 ff35 	bl	80005f8 <__aeabi_dmul>
 800b78e:	a370      	add	r3, pc, #448	; (adr r3, 800b950 <atan+0x2c8>)
 800b790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b794:	f7f4 fd7a 	bl	800028c <__adddf3>
 800b798:	4632      	mov	r2, r6
 800b79a:	463b      	mov	r3, r7
 800b79c:	f7f4 ff2c 	bl	80005f8 <__aeabi_dmul>
 800b7a0:	a36d      	add	r3, pc, #436	; (adr r3, 800b958 <atan+0x2d0>)
 800b7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a6:	f7f4 fd71 	bl	800028c <__adddf3>
 800b7aa:	4632      	mov	r2, r6
 800b7ac:	463b      	mov	r3, r7
 800b7ae:	f7f4 ff23 	bl	80005f8 <__aeabi_dmul>
 800b7b2:	a36b      	add	r3, pc, #428	; (adr r3, 800b960 <atan+0x2d8>)
 800b7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b8:	f7f4 fd68 	bl	800028c <__adddf3>
 800b7bc:	4632      	mov	r2, r6
 800b7be:	463b      	mov	r3, r7
 800b7c0:	f7f4 ff1a 	bl	80005f8 <__aeabi_dmul>
 800b7c4:	a368      	add	r3, pc, #416	; (adr r3, 800b968 <atan+0x2e0>)
 800b7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ca:	f7f4 fd5f 	bl	800028c <__adddf3>
 800b7ce:	4642      	mov	r2, r8
 800b7d0:	464b      	mov	r3, r9
 800b7d2:	f7f4 ff11 	bl	80005f8 <__aeabi_dmul>
 800b7d6:	a366      	add	r3, pc, #408	; (adr r3, 800b970 <atan+0x2e8>)
 800b7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7dc:	4680      	mov	r8, r0
 800b7de:	4689      	mov	r9, r1
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	4639      	mov	r1, r7
 800b7e4:	f7f4 ff08 	bl	80005f8 <__aeabi_dmul>
 800b7e8:	a363      	add	r3, pc, #396	; (adr r3, 800b978 <atan+0x2f0>)
 800b7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ee:	f7f4 fd4b 	bl	8000288 <__aeabi_dsub>
 800b7f2:	4632      	mov	r2, r6
 800b7f4:	463b      	mov	r3, r7
 800b7f6:	f7f4 feff 	bl	80005f8 <__aeabi_dmul>
 800b7fa:	a361      	add	r3, pc, #388	; (adr r3, 800b980 <atan+0x2f8>)
 800b7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b800:	f7f4 fd42 	bl	8000288 <__aeabi_dsub>
 800b804:	4632      	mov	r2, r6
 800b806:	463b      	mov	r3, r7
 800b808:	f7f4 fef6 	bl	80005f8 <__aeabi_dmul>
 800b80c:	a35e      	add	r3, pc, #376	; (adr r3, 800b988 <atan+0x300>)
 800b80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b812:	f7f4 fd39 	bl	8000288 <__aeabi_dsub>
 800b816:	4632      	mov	r2, r6
 800b818:	463b      	mov	r3, r7
 800b81a:	f7f4 feed 	bl	80005f8 <__aeabi_dmul>
 800b81e:	a35c      	add	r3, pc, #368	; (adr r3, 800b990 <atan+0x308>)
 800b820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b824:	f7f4 fd30 	bl	8000288 <__aeabi_dsub>
 800b828:	4632      	mov	r2, r6
 800b82a:	463b      	mov	r3, r7
 800b82c:	f7f4 fee4 	bl	80005f8 <__aeabi_dmul>
 800b830:	4602      	mov	r2, r0
 800b832:	460b      	mov	r3, r1
 800b834:	4640      	mov	r0, r8
 800b836:	4649      	mov	r1, r9
 800b838:	f7f4 fd28 	bl	800028c <__adddf3>
 800b83c:	4622      	mov	r2, r4
 800b83e:	462b      	mov	r3, r5
 800b840:	f7f4 feda 	bl	80005f8 <__aeabi_dmul>
 800b844:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b848:	4602      	mov	r2, r0
 800b84a:	460b      	mov	r3, r1
 800b84c:	d14b      	bne.n	800b8e6 <atan+0x25e>
 800b84e:	4620      	mov	r0, r4
 800b850:	4629      	mov	r1, r5
 800b852:	f7f4 fd19 	bl	8000288 <__aeabi_dsub>
 800b856:	e72c      	b.n	800b6b2 <atan+0x2a>
 800b858:	ee10 0a10 	vmov	r0, s0
 800b85c:	4b53      	ldr	r3, [pc, #332]	; (800b9ac <atan+0x324>)
 800b85e:	2200      	movs	r2, #0
 800b860:	4629      	mov	r1, r5
 800b862:	f7f4 fd11 	bl	8000288 <__aeabi_dsub>
 800b866:	4b51      	ldr	r3, [pc, #324]	; (800b9ac <atan+0x324>)
 800b868:	4606      	mov	r6, r0
 800b86a:	460f      	mov	r7, r1
 800b86c:	2200      	movs	r2, #0
 800b86e:	4620      	mov	r0, r4
 800b870:	4629      	mov	r1, r5
 800b872:	f7f4 fd0b 	bl	800028c <__adddf3>
 800b876:	4602      	mov	r2, r0
 800b878:	460b      	mov	r3, r1
 800b87a:	4630      	mov	r0, r6
 800b87c:	4639      	mov	r1, r7
 800b87e:	f7f4 ffe5 	bl	800084c <__aeabi_ddiv>
 800b882:	f04f 0a01 	mov.w	sl, #1
 800b886:	4604      	mov	r4, r0
 800b888:	460d      	mov	r5, r1
 800b88a:	e764      	b.n	800b756 <atan+0xce>
 800b88c:	4b49      	ldr	r3, [pc, #292]	; (800b9b4 <atan+0x32c>)
 800b88e:	429e      	cmp	r6, r3
 800b890:	da1d      	bge.n	800b8ce <atan+0x246>
 800b892:	ee10 0a10 	vmov	r0, s0
 800b896:	4b48      	ldr	r3, [pc, #288]	; (800b9b8 <atan+0x330>)
 800b898:	2200      	movs	r2, #0
 800b89a:	4629      	mov	r1, r5
 800b89c:	f7f4 fcf4 	bl	8000288 <__aeabi_dsub>
 800b8a0:	4b45      	ldr	r3, [pc, #276]	; (800b9b8 <atan+0x330>)
 800b8a2:	4606      	mov	r6, r0
 800b8a4:	460f      	mov	r7, r1
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	4620      	mov	r0, r4
 800b8aa:	4629      	mov	r1, r5
 800b8ac:	f7f4 fea4 	bl	80005f8 <__aeabi_dmul>
 800b8b0:	4b3e      	ldr	r3, [pc, #248]	; (800b9ac <atan+0x324>)
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f7f4 fcea 	bl	800028c <__adddf3>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	4630      	mov	r0, r6
 800b8be:	4639      	mov	r1, r7
 800b8c0:	f7f4 ffc4 	bl	800084c <__aeabi_ddiv>
 800b8c4:	f04f 0a02 	mov.w	sl, #2
 800b8c8:	4604      	mov	r4, r0
 800b8ca:	460d      	mov	r5, r1
 800b8cc:	e743      	b.n	800b756 <atan+0xce>
 800b8ce:	462b      	mov	r3, r5
 800b8d0:	ee10 2a10 	vmov	r2, s0
 800b8d4:	4939      	ldr	r1, [pc, #228]	; (800b9bc <atan+0x334>)
 800b8d6:	2000      	movs	r0, #0
 800b8d8:	f7f4 ffb8 	bl	800084c <__aeabi_ddiv>
 800b8dc:	f04f 0a03 	mov.w	sl, #3
 800b8e0:	4604      	mov	r4, r0
 800b8e2:	460d      	mov	r5, r1
 800b8e4:	e737      	b.n	800b756 <atan+0xce>
 800b8e6:	4b36      	ldr	r3, [pc, #216]	; (800b9c0 <atan+0x338>)
 800b8e8:	4e36      	ldr	r6, [pc, #216]	; (800b9c4 <atan+0x33c>)
 800b8ea:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b8ee:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800b8f2:	e9da 2300 	ldrd	r2, r3, [sl]
 800b8f6:	f7f4 fcc7 	bl	8000288 <__aeabi_dsub>
 800b8fa:	4622      	mov	r2, r4
 800b8fc:	462b      	mov	r3, r5
 800b8fe:	f7f4 fcc3 	bl	8000288 <__aeabi_dsub>
 800b902:	4602      	mov	r2, r0
 800b904:	460b      	mov	r3, r1
 800b906:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b90a:	f7f4 fcbd 	bl	8000288 <__aeabi_dsub>
 800b90e:	f1bb 0f00 	cmp.w	fp, #0
 800b912:	4604      	mov	r4, r0
 800b914:	460d      	mov	r5, r1
 800b916:	f6bf aed6 	bge.w	800b6c6 <atan+0x3e>
 800b91a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b91e:	461d      	mov	r5, r3
 800b920:	e6d1      	b.n	800b6c6 <atan+0x3e>
 800b922:	a51d      	add	r5, pc, #116	; (adr r5, 800b998 <atan+0x310>)
 800b924:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b928:	e6cd      	b.n	800b6c6 <atan+0x3e>
 800b92a:	bf00      	nop
 800b92c:	f3af 8000 	nop.w
 800b930:	54442d18 	.word	0x54442d18
 800b934:	bff921fb 	.word	0xbff921fb
 800b938:	8800759c 	.word	0x8800759c
 800b93c:	7e37e43c 	.word	0x7e37e43c
 800b940:	e322da11 	.word	0xe322da11
 800b944:	3f90ad3a 	.word	0x3f90ad3a
 800b948:	24760deb 	.word	0x24760deb
 800b94c:	3fa97b4b 	.word	0x3fa97b4b
 800b950:	a0d03d51 	.word	0xa0d03d51
 800b954:	3fb10d66 	.word	0x3fb10d66
 800b958:	c54c206e 	.word	0xc54c206e
 800b95c:	3fb745cd 	.word	0x3fb745cd
 800b960:	920083ff 	.word	0x920083ff
 800b964:	3fc24924 	.word	0x3fc24924
 800b968:	5555550d 	.word	0x5555550d
 800b96c:	3fd55555 	.word	0x3fd55555
 800b970:	2c6a6c2f 	.word	0x2c6a6c2f
 800b974:	bfa2b444 	.word	0xbfa2b444
 800b978:	52defd9a 	.word	0x52defd9a
 800b97c:	3fadde2d 	.word	0x3fadde2d
 800b980:	af749a6d 	.word	0xaf749a6d
 800b984:	3fb3b0f2 	.word	0x3fb3b0f2
 800b988:	fe231671 	.word	0xfe231671
 800b98c:	3fbc71c6 	.word	0x3fbc71c6
 800b990:	9998ebc4 	.word	0x9998ebc4
 800b994:	3fc99999 	.word	0x3fc99999
 800b998:	54442d18 	.word	0x54442d18
 800b99c:	3ff921fb 	.word	0x3ff921fb
 800b9a0:	440fffff 	.word	0x440fffff
 800b9a4:	7ff00000 	.word	0x7ff00000
 800b9a8:	3fdbffff 	.word	0x3fdbffff
 800b9ac:	3ff00000 	.word	0x3ff00000
 800b9b0:	3ff2ffff 	.word	0x3ff2ffff
 800b9b4:	40038000 	.word	0x40038000
 800b9b8:	3ff80000 	.word	0x3ff80000
 800b9bc:	bff00000 	.word	0xbff00000
 800b9c0:	0800c7a0 	.word	0x0800c7a0
 800b9c4:	0800c780 	.word	0x0800c780

0800b9c8 <fabs>:
 800b9c8:	ec51 0b10 	vmov	r0, r1, d0
 800b9cc:	ee10 2a10 	vmov	r2, s0
 800b9d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b9d4:	ec43 2b10 	vmov	d0, r2, r3
 800b9d8:	4770      	bx	lr

0800b9da <atan2>:
 800b9da:	f000 b82d 	b.w	800ba38 <__ieee754_atan2>

0800b9de <sqrt>:
 800b9de:	b538      	push	{r3, r4, r5, lr}
 800b9e0:	ed2d 8b02 	vpush	{d8}
 800b9e4:	ec55 4b10 	vmov	r4, r5, d0
 800b9e8:	f000 f8f0 	bl	800bbcc <__ieee754_sqrt>
 800b9ec:	4622      	mov	r2, r4
 800b9ee:	462b      	mov	r3, r5
 800b9f0:	4620      	mov	r0, r4
 800b9f2:	4629      	mov	r1, r5
 800b9f4:	eeb0 8a40 	vmov.f32	s16, s0
 800b9f8:	eef0 8a60 	vmov.f32	s17, s1
 800b9fc:	f7f5 f896 	bl	8000b2c <__aeabi_dcmpun>
 800ba00:	b990      	cbnz	r0, 800ba28 <sqrt+0x4a>
 800ba02:	2200      	movs	r2, #0
 800ba04:	2300      	movs	r3, #0
 800ba06:	4620      	mov	r0, r4
 800ba08:	4629      	mov	r1, r5
 800ba0a:	f7f5 f867 	bl	8000adc <__aeabi_dcmplt>
 800ba0e:	b158      	cbz	r0, 800ba28 <sqrt+0x4a>
 800ba10:	f7fb f980 	bl	8006d14 <__errno>
 800ba14:	2321      	movs	r3, #33	; 0x21
 800ba16:	6003      	str	r3, [r0, #0]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	4610      	mov	r0, r2
 800ba1e:	4619      	mov	r1, r3
 800ba20:	f7f4 ff14 	bl	800084c <__aeabi_ddiv>
 800ba24:	ec41 0b18 	vmov	d8, r0, r1
 800ba28:	eeb0 0a48 	vmov.f32	s0, s16
 800ba2c:	eef0 0a68 	vmov.f32	s1, s17
 800ba30:	ecbd 8b02 	vpop	{d8}
 800ba34:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ba38 <__ieee754_atan2>:
 800ba38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba3c:	ec57 6b11 	vmov	r6, r7, d1
 800ba40:	4273      	negs	r3, r6
 800ba42:	f8df e184 	ldr.w	lr, [pc, #388]	; 800bbc8 <__ieee754_atan2+0x190>
 800ba46:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800ba4a:	4333      	orrs	r3, r6
 800ba4c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ba50:	4573      	cmp	r3, lr
 800ba52:	ec51 0b10 	vmov	r0, r1, d0
 800ba56:	ee11 8a10 	vmov	r8, s2
 800ba5a:	d80a      	bhi.n	800ba72 <__ieee754_atan2+0x3a>
 800ba5c:	4244      	negs	r4, r0
 800ba5e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ba62:	4304      	orrs	r4, r0
 800ba64:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ba68:	4574      	cmp	r4, lr
 800ba6a:	ee10 9a10 	vmov	r9, s0
 800ba6e:	468c      	mov	ip, r1
 800ba70:	d907      	bls.n	800ba82 <__ieee754_atan2+0x4a>
 800ba72:	4632      	mov	r2, r6
 800ba74:	463b      	mov	r3, r7
 800ba76:	f7f4 fc09 	bl	800028c <__adddf3>
 800ba7a:	ec41 0b10 	vmov	d0, r0, r1
 800ba7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba82:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800ba86:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ba8a:	4334      	orrs	r4, r6
 800ba8c:	d103      	bne.n	800ba96 <__ieee754_atan2+0x5e>
 800ba8e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba92:	f7ff bdf9 	b.w	800b688 <atan>
 800ba96:	17bc      	asrs	r4, r7, #30
 800ba98:	f004 0402 	and.w	r4, r4, #2
 800ba9c:	ea53 0909 	orrs.w	r9, r3, r9
 800baa0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800baa4:	d107      	bne.n	800bab6 <__ieee754_atan2+0x7e>
 800baa6:	2c02      	cmp	r4, #2
 800baa8:	d060      	beq.n	800bb6c <__ieee754_atan2+0x134>
 800baaa:	2c03      	cmp	r4, #3
 800baac:	d1e5      	bne.n	800ba7a <__ieee754_atan2+0x42>
 800baae:	a142      	add	r1, pc, #264	; (adr r1, 800bbb8 <__ieee754_atan2+0x180>)
 800bab0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bab4:	e7e1      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bab6:	ea52 0808 	orrs.w	r8, r2, r8
 800baba:	d106      	bne.n	800baca <__ieee754_atan2+0x92>
 800babc:	f1bc 0f00 	cmp.w	ip, #0
 800bac0:	da5f      	bge.n	800bb82 <__ieee754_atan2+0x14a>
 800bac2:	a13f      	add	r1, pc, #252	; (adr r1, 800bbc0 <__ieee754_atan2+0x188>)
 800bac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bac8:	e7d7      	b.n	800ba7a <__ieee754_atan2+0x42>
 800baca:	4572      	cmp	r2, lr
 800bacc:	d10f      	bne.n	800baee <__ieee754_atan2+0xb6>
 800bace:	4293      	cmp	r3, r2
 800bad0:	f104 34ff 	add.w	r4, r4, #4294967295
 800bad4:	d107      	bne.n	800bae6 <__ieee754_atan2+0xae>
 800bad6:	2c02      	cmp	r4, #2
 800bad8:	d84c      	bhi.n	800bb74 <__ieee754_atan2+0x13c>
 800bada:	4b35      	ldr	r3, [pc, #212]	; (800bbb0 <__ieee754_atan2+0x178>)
 800badc:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800bae0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800bae4:	e7c9      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bae6:	2c02      	cmp	r4, #2
 800bae8:	d848      	bhi.n	800bb7c <__ieee754_atan2+0x144>
 800baea:	4b32      	ldr	r3, [pc, #200]	; (800bbb4 <__ieee754_atan2+0x17c>)
 800baec:	e7f6      	b.n	800badc <__ieee754_atan2+0xa4>
 800baee:	4573      	cmp	r3, lr
 800baf0:	d0e4      	beq.n	800babc <__ieee754_atan2+0x84>
 800baf2:	1a9b      	subs	r3, r3, r2
 800baf4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800baf8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bafc:	da1e      	bge.n	800bb3c <__ieee754_atan2+0x104>
 800bafe:	2f00      	cmp	r7, #0
 800bb00:	da01      	bge.n	800bb06 <__ieee754_atan2+0xce>
 800bb02:	323c      	adds	r2, #60	; 0x3c
 800bb04:	db1e      	blt.n	800bb44 <__ieee754_atan2+0x10c>
 800bb06:	4632      	mov	r2, r6
 800bb08:	463b      	mov	r3, r7
 800bb0a:	f7f4 fe9f 	bl	800084c <__aeabi_ddiv>
 800bb0e:	ec41 0b10 	vmov	d0, r0, r1
 800bb12:	f7ff ff59 	bl	800b9c8 <fabs>
 800bb16:	f7ff fdb7 	bl	800b688 <atan>
 800bb1a:	ec51 0b10 	vmov	r0, r1, d0
 800bb1e:	2c01      	cmp	r4, #1
 800bb20:	d013      	beq.n	800bb4a <__ieee754_atan2+0x112>
 800bb22:	2c02      	cmp	r4, #2
 800bb24:	d015      	beq.n	800bb52 <__ieee754_atan2+0x11a>
 800bb26:	2c00      	cmp	r4, #0
 800bb28:	d0a7      	beq.n	800ba7a <__ieee754_atan2+0x42>
 800bb2a:	a319      	add	r3, pc, #100	; (adr r3, 800bb90 <__ieee754_atan2+0x158>)
 800bb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb30:	f7f4 fbaa 	bl	8000288 <__aeabi_dsub>
 800bb34:	a318      	add	r3, pc, #96	; (adr r3, 800bb98 <__ieee754_atan2+0x160>)
 800bb36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb3a:	e014      	b.n	800bb66 <__ieee754_atan2+0x12e>
 800bb3c:	a118      	add	r1, pc, #96	; (adr r1, 800bba0 <__ieee754_atan2+0x168>)
 800bb3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb42:	e7ec      	b.n	800bb1e <__ieee754_atan2+0xe6>
 800bb44:	2000      	movs	r0, #0
 800bb46:	2100      	movs	r1, #0
 800bb48:	e7e9      	b.n	800bb1e <__ieee754_atan2+0xe6>
 800bb4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb4e:	4619      	mov	r1, r3
 800bb50:	e793      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bb52:	a30f      	add	r3, pc, #60	; (adr r3, 800bb90 <__ieee754_atan2+0x158>)
 800bb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb58:	f7f4 fb96 	bl	8000288 <__aeabi_dsub>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	460b      	mov	r3, r1
 800bb60:	a10d      	add	r1, pc, #52	; (adr r1, 800bb98 <__ieee754_atan2+0x160>)
 800bb62:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb66:	f7f4 fb8f 	bl	8000288 <__aeabi_dsub>
 800bb6a:	e786      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bb6c:	a10a      	add	r1, pc, #40	; (adr r1, 800bb98 <__ieee754_atan2+0x160>)
 800bb6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb72:	e782      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bb74:	a10c      	add	r1, pc, #48	; (adr r1, 800bba8 <__ieee754_atan2+0x170>)
 800bb76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb7a:	e77e      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bb7c:	2000      	movs	r0, #0
 800bb7e:	2100      	movs	r1, #0
 800bb80:	e77b      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bb82:	a107      	add	r1, pc, #28	; (adr r1, 800bba0 <__ieee754_atan2+0x168>)
 800bb84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb88:	e777      	b.n	800ba7a <__ieee754_atan2+0x42>
 800bb8a:	bf00      	nop
 800bb8c:	f3af 8000 	nop.w
 800bb90:	33145c07 	.word	0x33145c07
 800bb94:	3ca1a626 	.word	0x3ca1a626
 800bb98:	54442d18 	.word	0x54442d18
 800bb9c:	400921fb 	.word	0x400921fb
 800bba0:	54442d18 	.word	0x54442d18
 800bba4:	3ff921fb 	.word	0x3ff921fb
 800bba8:	54442d18 	.word	0x54442d18
 800bbac:	3fe921fb 	.word	0x3fe921fb
 800bbb0:	0800c7c0 	.word	0x0800c7c0
 800bbb4:	0800c7d8 	.word	0x0800c7d8
 800bbb8:	54442d18 	.word	0x54442d18
 800bbbc:	c00921fb 	.word	0xc00921fb
 800bbc0:	54442d18 	.word	0x54442d18
 800bbc4:	bff921fb 	.word	0xbff921fb
 800bbc8:	7ff00000 	.word	0x7ff00000

0800bbcc <__ieee754_sqrt>:
 800bbcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbd0:	ec55 4b10 	vmov	r4, r5, d0
 800bbd4:	4e55      	ldr	r6, [pc, #340]	; (800bd2c <__ieee754_sqrt+0x160>)
 800bbd6:	43ae      	bics	r6, r5
 800bbd8:	ee10 0a10 	vmov	r0, s0
 800bbdc:	ee10 3a10 	vmov	r3, s0
 800bbe0:	462a      	mov	r2, r5
 800bbe2:	4629      	mov	r1, r5
 800bbe4:	d110      	bne.n	800bc08 <__ieee754_sqrt+0x3c>
 800bbe6:	ee10 2a10 	vmov	r2, s0
 800bbea:	462b      	mov	r3, r5
 800bbec:	f7f4 fd04 	bl	80005f8 <__aeabi_dmul>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4620      	mov	r0, r4
 800bbf6:	4629      	mov	r1, r5
 800bbf8:	f7f4 fb48 	bl	800028c <__adddf3>
 800bbfc:	4604      	mov	r4, r0
 800bbfe:	460d      	mov	r5, r1
 800bc00:	ec45 4b10 	vmov	d0, r4, r5
 800bc04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc08:	2d00      	cmp	r5, #0
 800bc0a:	dc10      	bgt.n	800bc2e <__ieee754_sqrt+0x62>
 800bc0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bc10:	4330      	orrs	r0, r6
 800bc12:	d0f5      	beq.n	800bc00 <__ieee754_sqrt+0x34>
 800bc14:	b15d      	cbz	r5, 800bc2e <__ieee754_sqrt+0x62>
 800bc16:	ee10 2a10 	vmov	r2, s0
 800bc1a:	462b      	mov	r3, r5
 800bc1c:	ee10 0a10 	vmov	r0, s0
 800bc20:	f7f4 fb32 	bl	8000288 <__aeabi_dsub>
 800bc24:	4602      	mov	r2, r0
 800bc26:	460b      	mov	r3, r1
 800bc28:	f7f4 fe10 	bl	800084c <__aeabi_ddiv>
 800bc2c:	e7e6      	b.n	800bbfc <__ieee754_sqrt+0x30>
 800bc2e:	1512      	asrs	r2, r2, #20
 800bc30:	d074      	beq.n	800bd1c <__ieee754_sqrt+0x150>
 800bc32:	07d4      	lsls	r4, r2, #31
 800bc34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bc38:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800bc3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bc40:	bf5e      	ittt	pl
 800bc42:	0fda      	lsrpl	r2, r3, #31
 800bc44:	005b      	lslpl	r3, r3, #1
 800bc46:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800bc4a:	2400      	movs	r4, #0
 800bc4c:	0fda      	lsrs	r2, r3, #31
 800bc4e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800bc52:	107f      	asrs	r7, r7, #1
 800bc54:	005b      	lsls	r3, r3, #1
 800bc56:	2516      	movs	r5, #22
 800bc58:	4620      	mov	r0, r4
 800bc5a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800bc5e:	1886      	adds	r6, r0, r2
 800bc60:	428e      	cmp	r6, r1
 800bc62:	bfde      	ittt	le
 800bc64:	1b89      	suble	r1, r1, r6
 800bc66:	18b0      	addle	r0, r6, r2
 800bc68:	18a4      	addle	r4, r4, r2
 800bc6a:	0049      	lsls	r1, r1, #1
 800bc6c:	3d01      	subs	r5, #1
 800bc6e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800bc72:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800bc76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bc7a:	d1f0      	bne.n	800bc5e <__ieee754_sqrt+0x92>
 800bc7c:	462a      	mov	r2, r5
 800bc7e:	f04f 0e20 	mov.w	lr, #32
 800bc82:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bc86:	4281      	cmp	r1, r0
 800bc88:	eb06 0c05 	add.w	ip, r6, r5
 800bc8c:	dc02      	bgt.n	800bc94 <__ieee754_sqrt+0xc8>
 800bc8e:	d113      	bne.n	800bcb8 <__ieee754_sqrt+0xec>
 800bc90:	459c      	cmp	ip, r3
 800bc92:	d811      	bhi.n	800bcb8 <__ieee754_sqrt+0xec>
 800bc94:	f1bc 0f00 	cmp.w	ip, #0
 800bc98:	eb0c 0506 	add.w	r5, ip, r6
 800bc9c:	da43      	bge.n	800bd26 <__ieee754_sqrt+0x15a>
 800bc9e:	2d00      	cmp	r5, #0
 800bca0:	db41      	blt.n	800bd26 <__ieee754_sqrt+0x15a>
 800bca2:	f100 0801 	add.w	r8, r0, #1
 800bca6:	1a09      	subs	r1, r1, r0
 800bca8:	459c      	cmp	ip, r3
 800bcaa:	bf88      	it	hi
 800bcac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800bcb0:	eba3 030c 	sub.w	r3, r3, ip
 800bcb4:	4432      	add	r2, r6
 800bcb6:	4640      	mov	r0, r8
 800bcb8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800bcbc:	f1be 0e01 	subs.w	lr, lr, #1
 800bcc0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800bcc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bcc8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bccc:	d1db      	bne.n	800bc86 <__ieee754_sqrt+0xba>
 800bcce:	430b      	orrs	r3, r1
 800bcd0:	d006      	beq.n	800bce0 <__ieee754_sqrt+0x114>
 800bcd2:	1c50      	adds	r0, r2, #1
 800bcd4:	bf13      	iteet	ne
 800bcd6:	3201      	addne	r2, #1
 800bcd8:	3401      	addeq	r4, #1
 800bcda:	4672      	moveq	r2, lr
 800bcdc:	f022 0201 	bicne.w	r2, r2, #1
 800bce0:	1063      	asrs	r3, r4, #1
 800bce2:	0852      	lsrs	r2, r2, #1
 800bce4:	07e1      	lsls	r1, r4, #31
 800bce6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800bcea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800bcee:	bf48      	it	mi
 800bcf0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800bcf4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800bcf8:	4614      	mov	r4, r2
 800bcfa:	e781      	b.n	800bc00 <__ieee754_sqrt+0x34>
 800bcfc:	0ad9      	lsrs	r1, r3, #11
 800bcfe:	3815      	subs	r0, #21
 800bd00:	055b      	lsls	r3, r3, #21
 800bd02:	2900      	cmp	r1, #0
 800bd04:	d0fa      	beq.n	800bcfc <__ieee754_sqrt+0x130>
 800bd06:	02cd      	lsls	r5, r1, #11
 800bd08:	d50a      	bpl.n	800bd20 <__ieee754_sqrt+0x154>
 800bd0a:	f1c2 0420 	rsb	r4, r2, #32
 800bd0e:	fa23 f404 	lsr.w	r4, r3, r4
 800bd12:	1e55      	subs	r5, r2, #1
 800bd14:	4093      	lsls	r3, r2
 800bd16:	4321      	orrs	r1, r4
 800bd18:	1b42      	subs	r2, r0, r5
 800bd1a:	e78a      	b.n	800bc32 <__ieee754_sqrt+0x66>
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	e7f0      	b.n	800bd02 <__ieee754_sqrt+0x136>
 800bd20:	0049      	lsls	r1, r1, #1
 800bd22:	3201      	adds	r2, #1
 800bd24:	e7ef      	b.n	800bd06 <__ieee754_sqrt+0x13a>
 800bd26:	4680      	mov	r8, r0
 800bd28:	e7bd      	b.n	800bca6 <__ieee754_sqrt+0xda>
 800bd2a:	bf00      	nop
 800bd2c:	7ff00000 	.word	0x7ff00000

0800bd30 <_init>:
 800bd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd32:	bf00      	nop
 800bd34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd36:	bc08      	pop	{r3}
 800bd38:	469e      	mov	lr, r3
 800bd3a:	4770      	bx	lr

0800bd3c <_fini>:
 800bd3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd3e:	bf00      	nop
 800bd40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd42:	bc08      	pop	{r3}
 800bd44:	469e      	mov	lr, r3
 800bd46:	4770      	bx	lr
