Analysis & Synthesis report for musicplayer_1
Tue Jul 24 15:52:28 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sd_audio|sd_read:sd_read_inst|read_step
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated
 18. Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1
 19. Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated
 20. Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated|altsyncram_7lg1:altsyncram1
 21. Parameter Settings for User Entity Instance: sd_initial:sd_initial_inst
 22. Parameter Settings for User Entity Instance: sd_read:sd_read_inst
 23. Parameter Settings for User Entity Instance: mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1
 24. Parameter Settings for User Entity Instance: ram_rw_control:ram_rw_control_inst
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0
 27. Parameter Settings for Inferred Entity Instance: ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "mywav:mywav_inst|sinwave_gen:sinwave_gen_inst"
 30. Port Connectivity Checks: "mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1"
 31. Port Connectivity Checks: "mywav:mywav_inst|i2ccfg:reg_config_inst"
 32. Port Connectivity Checks: "mywav:mywav_inst"
 33. Port Connectivity Checks: "sd_read:sd_read_inst"
 34. Port Connectivity Checks: "sd_initial:sd_initial_inst"
 35. Port Connectivity Checks: "pll:pll_inst"
 36. SignalTap II Logic Analyzer Settings
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 24 15:52:28 2018            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; musicplayer_1                                    ;
; Top-level Entity Name              ; sd_audio                                         ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 2,449                                            ;
;     Total combinational functions  ; 1,534                                            ;
;     Dedicated logic registers      ; 1,846                                            ;
; Total registers                    ; 1846                                             ;
; Total pins                         ; 13                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 417,792                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; sd_audio           ; musicplayer_1      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ram_rw_control.v                 ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/ram_rw_control.v        ;         ;
; sd_audio.v                       ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_audio.v              ;         ;
; sd_initial.v                     ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_initial.v            ;         ;
; sd_read.v                        ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sd_read.v               ;         ;
; mywav.v                          ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/mywav.v                 ;         ;
; sinwave_store.v                  ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sinwave_store.v         ;         ;
; sinwave_gen.v                    ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/sinwave_gen.v           ;         ;
; i2c_com.v                        ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2c_com.v               ;         ;
; i2ccfg.v                         ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/i2ccfg.v                ;         ;
; pll.v                            ; yes             ; User Verilog HDL File        ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/pll.v                   ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ls14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_ls14.tdf  ;         ;
; db/altsyncram_tgq1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_tgq1.tdf  ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_boc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/mux_boc.tdf          ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/decode_rqf.tdf       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/software/quartusii13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_9ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_9ci.tdf         ;         ;
; db/cmpr_bcc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cmpr_bcc.tdf         ;         ;
; db/cntr_45j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_45j.tdf         ;         ;
; db/cntr_ubi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_ubi.tdf         ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cmpr_9cc.tdf         ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cntr_gui.tdf         ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/cmpr_5cc.tdf         ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/software/quartusii13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_krd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_krd1.tdf  ;         ;
; db/altsyncram_meh1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_meh1.tdf  ;         ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/decode_1oa.tdf       ;         ;
; db/mux_hib.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/mux_hib.tdf          ;         ;
; db/altsyncram_42d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_42d1.tdf  ;         ;
; db/altsyncram_7lg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/db/altsyncram_7lg1.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 2,449   ;
;                                             ;         ;
; Total combinational functions               ; 1534    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 621     ;
;     -- 3 input functions                    ; 343     ;
;     -- <=2 input functions                  ; 570     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1293    ;
;     -- arithmetic mode                      ; 241     ;
;                                             ;         ;
; Total registers                             ; 1846    ;
;     -- Dedicated logic registers            ; 1846    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 13      ;
; Total memory bits                           ; 417792  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clk_50m ;
; Maximum fan-out                             ; 986     ;
; Total fan-out                               ; 13112   ;
; Average fan-out                             ; 3.75    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sd_audio                                                                                               ; 1534 (3)          ; 1846 (0)     ; 417792      ; 0            ; 0       ; 0         ; 13   ; 0            ; |sd_audio                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |mywav:mywav_inst|                                                                                   ; 220 (0)           ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|mywav:mywav_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |i2ccfg:reg_config_inst|                                                                          ; 168 (68)          ; 77 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst                                                                                                                                                                                                                                                                                              ; work         ;
;          |iic_com:U1|                                                                                   ; 100 (100)         ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1                                                                                                                                                                                                                                                                                   ; work         ;
;       |sinwave_gen:sinwave_gen_inst|                                                                    ; 52 (52)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|mywav:mywav_inst|sinwave_gen:sinwave_gen_inst                                                                                                                                                                                                                                                                                        ; work         ;
;    |pll:pll_inst|                                                                                       ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|pll:pll_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |ram_rw_control:ram_rw_control_inst|                                                                 ; 118 (98)          ; 75 (74)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altsyncram:myram_rtl_0|                                                                          ; 12 (0)            ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram_krd1:auto_generated|                                                               ; 12 (0)            ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_meh1:altsyncram1|                                                               ; 12 (0)            ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1                                                                                                                                                                                                                 ; work         ;
;                |decode_1oa:decode4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|decode_1oa:decode4                                                                                                                                                                                              ; work         ;
;                |decode_1oa:decode_a|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|decode_1oa:decode_a                                                                                                                                                                                             ; work         ;
;                |mux_hib:mux5|                                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5                                                                                                                                                                                                    ; work         ;
;       |altsyncram:myram_rtl_1|                                                                          ; 8 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram_42d1:auto_generated|                                                               ; 8 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_7lg1:altsyncram1|                                                               ; 8 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated|altsyncram_7lg1:altsyncram1                                                                                                                                                                                                                 ; work         ;
;                |mux_hib:mux5|                                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated|altsyncram_7lg1:altsyncram1|mux_hib:mux5                                                                                                                                                                                                    ; work         ;
;    |sd_initial:sd_initial_inst|                                                                         ; 369 (369)         ; 276 (276)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sd_initial:sd_initial_inst                                                                                                                                                                                                                                                                                                           ; work         ;
;    |sd_read:sd_read_inst|                                                                               ; 173 (173)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sd_read:sd_read_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 506 (1)           ; 1149 (140)   ; 286720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 505 (0)           ; 1009 (0)     ; 286720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 505 (21)          ; 1009 (316)   ; 286720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_boc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_boc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 286720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ls14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 286720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ls14:auto_generated                                                                                                                                           ; work         ;
;                   |altsyncram_tgq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 286720      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ls14:auto_generated|altsyncram_tgq1:altsyncram1                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 165 (1)           ; 366 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 140 (0)           ; 350 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 210 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 140 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (24)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 163 (12)          ; 145 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_9ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_45j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ubi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ubi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 70 (70)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_audio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|ALTSYNCRAM                                                                                                   ; AUTO ; True Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated|altsyncram_7lg1:altsyncram1|ALTSYNCRAM                                                                                                   ; AUTO ; True Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ls14:auto_generated|altsyncram_tgq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 70           ; 4096         ; 70           ; 286720 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------+----------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |sd_audio|pll:pll_inst ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/pll.v ;
+--------+--------------+---------+--------------+--------------+------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |sd_audio|sd_read:sd_read_inst|read_step ;
+--------------+-------------------------------------------+
; Name         ; read_step.01                              ;
+--------------+-------------------------------------------+
; read_step.00 ; 0                                         ;
; read_step.01 ; 1                                         ;
+--------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; mywav:mywav_inst|i2ccfg:reg_config_inst|isStart[1]                                                                                    ; Stuck at GND due to stuck port data_in                               ;
; ram_rw_control:ram_rw_control_inst|read_sec[1..8]                                                                                     ; Merged with ram_rw_control:ram_rw_control_inst|read_sec[0]           ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|Go[3]                                                                              ; Merged with mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|Go[4] ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|rAddr[5..7]                                                                                   ; Merged with mywav:mywav_inst|i2ccfg:reg_config_inst|rAddr[0]         ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|rData[7]                                                                                      ; Merged with mywav:mywav_inst|i2ccfg:reg_config_inst|rAddr[0]         ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|rData[5]                                                                                      ; Merged with mywav:mywav_inst|i2ccfg:reg_config_inst|rData[3]         ;
; ram_rw_control:ram_rw_control_inst|read_sec[0]                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; ram_rw_control:ram_rw_control_inst|ram_raddr[0]                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|Go[4]                                                                              ; Stuck at GND due to stuck port data_in                               ;
; sd_read:sd_read_inst|mystate[3]                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|rAddr[0]                                                                                      ; Stuck at GND due to stuck port data_in                               ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rData[7]                                                                           ; Stuck at GND due to stuck port data_in                               ;
; sd_read:sd_read_inst|read_step~5                                                                                                      ; Lost fanout                                                          ;
; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated|altsyncram_7lg1:altsyncram1|address_reg_a[0] ; Merged with ram_rw_control:ram_rw_control_inst|ram_raddr[12]         ;
; Total Number of Removed Registers = 23                                                                                                ;                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                      ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------+
; mywav:mywav_inst|i2ccfg:reg_config_inst|isStart[1] ; Stuck at GND              ; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|Go[4],   ;
;                                                    ; due to stuck port data_in ; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rData[7] ;
+----------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1846  ;
; Number of registers using Synchronous Clear  ; 140   ;
; Number of registers using Synchronous Load   ; 136   ;
; Number of registers using Asynchronous Clear ; 568   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 912   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rSCL                                                                                                                        ; 5       ;
; sd_initial:sd_initial_inst|reset                                                                                                                                               ; 15      ;
; sd_initial:sd_initial_inst|CMD0[0]                                                                                                                                             ; 3       ;
; sd_initial:sd_initial_inst|CMD0[2]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD0[4]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD0[7]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD0[46]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD8[0]                                                                                                                                             ; 5       ;
; sd_initial:sd_initial_inst|CMD8[1]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[2]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[7]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[9]                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[11]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD8[13]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD8[15]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD8[16]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD8[43]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD8[46]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[0]                                                                                                                                            ; 3       ;
; sd_initial:sd_initial_inst|CMD55[1]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[2]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[3]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[4]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[5]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[6]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[7]                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[40]                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|CMD55[41]                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|CMD55[42]                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|CMD55[44]                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|CMD55[45]                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|CMD55[46]                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[0]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[1]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[2]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[3]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[4]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[5]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[6]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[7]                                                                                                                                           ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[38]                                                                                                                                          ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[40]                                                                                                                                          ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[43]                                                                                                                                          ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[45]                                                                                                                                          ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[46]                                                                                                                                          ; 3       ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|isAck                                                                                                                       ; 3       ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rSDA                                                                                                                        ; 6       ;
; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|isOut                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 65                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+----------------------------------------------------+------------------------------------------------+------+
; Register Name                                      ; Megafunction                                   ; Type ;
+----------------------------------------------------+------------------------------------------------+------+
; ram_rw_control:ram_rw_control_inst|wav_data[8..15] ; ram_rw_control:ram_rw_control_inst|myram_rtl_0 ; RAM  ;
+----------------------------------------------------+------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sd_audio|mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[7]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|countXCK[11]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sd_audio|ram_rw_control:ram_rw_control_inst|counter[0]                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |sd_audio|mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|audio_data[7]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sd_audio|sd_read:sd_read_inst|cntb[2]                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sd_audio|sd_read:sd_read_inst|read_cnt[3]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|aa[0]                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sd_audio|sd_read:sd_read_inst|aa[2]                                                                            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |sd_audio|ram_rw_control:ram_rw_control_inst|read_sec[15]                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |sd_audio|sd_read:sd_read_inst|mydata[0]                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sd_audio|sd_read:sd_read_inst|mydata_o[5]                                                                      ;
; 17:1               ; 43 bits   ; 473 LEs       ; 43 LEs               ; 430 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|CMD0[36]                                                                   ;
; 17:1               ; 34 bits   ; 374 LEs       ; 34 LEs               ; 340 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|CMD55[47]                                                                  ;
; 17:1               ; 35 bits   ; 385 LEs       ; 70 LEs               ; 315 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|ACMD41[21]                                                                 ;
; 33:1               ; 3 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|Go[2]                                              ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|CMD8[4]                                                                    ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rData[5]                                           ;
; 19:1               ; 14 bits   ; 168 LEs       ; 14 LEs               ; 154 LEs                ; Yes        ; |sd_audio|sd_read:sd_read_inst|CMD17[13]                                                                        ;
; 19:1               ; 23 bits   ; 276 LEs       ; 46 LEs               ; 230 LEs                ; Yes        ; |sd_audio|sd_read:sd_read_inst|CMD17[24]                                                                        ;
; 19:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |sd_audio|sd_read:sd_read_inst|CMD17[7]                                                                         ;
; 19:1               ; 22 bits   ; 264 LEs       ; 22 LEs               ; 242 LEs                ; Yes        ; |sd_audio|sd_read:sd_read_inst|cnt[12]                                                                          ;
; 26:1               ; 9 bits    ; 153 LEs       ; 9 LEs                ; 144 LEs                ; Yes        ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|C1[5]                                              ;
; 21:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |sd_audio|sd_read:sd_read_inst|mystate[1]                                                                       ;
; 28:1               ; 2 bits    ; 36 LEs        ; 10 LEs               ; 26 LEs                 ; Yes        ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|i[4]                                               ;
; 29:1               ; 2 bits    ; 38 LEs        ; 14 LEs               ; 24 LEs                 ; Yes        ; |sd_audio|mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|i[0]                                               ;
; 21:1               ; 10 bits   ; 140 LEs       ; 10 LEs               ; 130 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|cnt[5]                                                                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|CMD0[7]                                                                    ;
; 17:1               ; 13 bits   ; 143 LEs       ; 13 LEs               ; 130 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|CMD55[40]                                                                  ;
; 17:1               ; 12 bits   ; 132 LEs       ; 24 LEs               ; 108 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|ACMD41[45]                                                                 ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |sd_audio|sd_initial:sd_initial_inst|CMD8[13]                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sd_audio|ram_rw_control:ram_rw_control_inst|ram_raddr                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sd_audio|sd_read:sd_read_inst|read_step                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sd_audio|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_42d1:auto_generated|altsyncram_7lg1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_initial:sd_initial_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                ;
; send_cmd0      ; 0001  ; Unsigned Binary                                ;
; wait_01        ; 0010  ; Unsigned Binary                                ;
; waitb          ; 0011  ; Unsigned Binary                                ;
; send_cmd8      ; 0100  ; Unsigned Binary                                ;
; waita          ; 0101  ; Unsigned Binary                                ;
; send_cmd55     ; 0110  ; Unsigned Binary                                ;
; send_acmd41    ; 0111  ; Unsigned Binary                                ;
; init_done      ; 1000  ; Unsigned Binary                                ;
; init_fail      ; 1001  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_read:sd_read_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                          ;
; read           ; 0001  ; Unsigned Binary                          ;
; read_wait      ; 0010  ; Unsigned Binary                          ;
; read_data      ; 0011  ; Unsigned Binary                          ;
; read_done      ; 0100  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1 ;
+----------------+-----------+--------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                               ;
+----------------+-----------+--------------------------------------------------------------------+
; F250K          ; 011001000 ; Unsigned Binary                                                    ;
+----------------+-----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rw_control:ram_rw_control_inst ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; SADDR          ; 00000000010000100001111000000000 ; Unsigned Binary             ;
; OADDR          ; 00000011011011100111000100000000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 32122                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 6358                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 236                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 13                   ; Untyped                                        ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 13                   ; Untyped                                        ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_krd1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 13                   ; Untyped                                        ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 13                   ; Untyped                                        ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_42d1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 8                                                         ;
;     -- NUMWORDS_B                         ; 8192                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 8                                                         ;
;     -- NUMWORDS_B                         ; 8192                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mywav:mywav_inst|sinwave_gen:sinwave_gen_inst"                                                                                                                                           ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; play_en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; play_en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1"                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; RdData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mywav:mywav_inst|i2ccfg:reg_config_inst"                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LED  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mywav:mywav_inst"                                                                                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wav_in_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wav_wren    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; record_en   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; play_en     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ADCLRC      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ADCDAT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_read:sd_read_inst"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mystate ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; read_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "sd_initial:sd_initial_inst" ;
+-------+--------+----------+----------------------------+
; Port  ; Type   ; Severity ; Details                    ;
+-------+--------+----------+----------------------------+
; rx    ; Output ; Info     ; Explicitly unconnected     ;
; state ; Output ; Info     ; Explicitly unconnected     ;
+-------+--------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                                       ;
+--------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                                                                  ;
+--------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; locked ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; cy     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 70                  ; 70               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                         ;
+--------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                  ; Details ;
+--------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; BCLK                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCLK                                                                                                                                               ; N/A     ;
; BCLK                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCLK                                                                                                                                               ; N/A     ;
; DACDAT                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacdat                                                                                               ; N/A     ;
; DACDAT                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacdat                                                                                               ; N/A     ;
; DACLRC                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DACLRC                                                                                                                                             ; N/A     ;
; DACLRC                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DACLRC                                                                                                                                             ; N/A     ;
; I2C_SCLK                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rSCL~_wirecell                                                                                  ; N/A     ;
; I2C_SCLK                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1|rSCL~_wirecell                                                                                  ; N/A     ;
; I2C_SDAT                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I2C_SDAT~0                                                                                                                                         ; N/A     ;
; I2C_SDAT                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I2C_SDAT~0                                                                                                                                         ; N/A     ;
; clk_50m                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_50m                                                                                                                                            ; N/A     ;
; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|wav_rden ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|wav_rden                                                                                             ; N/A     ;
; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|wav_rden ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|wav_rden                                                                                             ; N/A     ;
; mywav:mywav_inst|wav_out_data[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[2]~0 ; N/A     ;
; mywav:mywav_inst|wav_out_data[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[2]~0 ; N/A     ;
; mywav:mywav_inst|wav_out_data[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[3]~1 ; N/A     ;
; mywav:mywav_inst|wav_out_data[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[3]~1 ; N/A     ;
; mywav:mywav_inst|wav_out_data[12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[4]~2 ; N/A     ;
; mywav:mywav_inst|wav_out_data[12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[4]~2 ; N/A     ;
; mywav:mywav_inst|wav_out_data[13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[5]~3 ; N/A     ;
; mywav:mywav_inst|wav_out_data[13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[5]~3 ; N/A     ;
; mywav:mywav_inst|wav_out_data[14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[6]~4 ; N/A     ;
; mywav:mywav_inst|wav_out_data[14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[6]~4 ; N/A     ;
; mywav:mywav_inst|wav_out_data[15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[7]~5 ; N/A     ;
; mywav:mywav_inst|wav_out_data[15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[7]~5 ; N/A     ;
; mywav:mywav_inst|wav_out_data[16]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[16]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[17]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[17]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[18]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[18]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[19]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[19]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[20]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[20]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[21]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[21]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[22]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[22]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[23]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[23]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[24]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[0]~6 ; N/A     ;
; mywav:mywav_inst|wav_out_data[24]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[0]~6 ; N/A     ;
; mywav:mywav_inst|wav_out_data[25]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[1]~7 ; N/A     ;
; mywav:mywav_inst|wav_out_data[25]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[1]~7 ; N/A     ;
; mywav:mywav_inst|wav_out_data[26]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[2]~0 ; N/A     ;
; mywav:mywav_inst|wav_out_data[26]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[2]~0 ; N/A     ;
; mywav:mywav_inst|wav_out_data[27]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[3]~1 ; N/A     ;
; mywav:mywav_inst|wav_out_data[27]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[3]~1 ; N/A     ;
; mywav:mywav_inst|wav_out_data[28]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[4]~2 ; N/A     ;
; mywav:mywav_inst|wav_out_data[28]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[4]~2 ; N/A     ;
; mywav:mywav_inst|wav_out_data[29]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[5]~3 ; N/A     ;
; mywav:mywav_inst|wav_out_data[29]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[5]~3 ; N/A     ;
; mywav:mywav_inst|wav_out_data[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[30]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[6]~4 ; N/A     ;
; mywav:mywav_inst|wav_out_data[30]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[6]~4 ; N/A     ;
; mywav:mywav_inst|wav_out_data[31]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[7]~5 ; N/A     ;
; mywav:mywav_inst|wav_out_data[31]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[7]~5 ; N/A     ;
; mywav:mywav_inst|wav_out_data[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                                                     ; N/A     ;
; mywav:mywav_inst|wav_out_data[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[0]~6 ; N/A     ;
; mywav:mywav_inst|wav_out_data[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[0]~6 ; N/A     ;
; mywav:mywav_inst|wav_out_data[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[1]~7 ; N/A     ;
; mywav:mywav_inst|wav_out_data[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_krd1:auto_generated|altsyncram_meh1:altsyncram1|mux_hib:mux5|result_node[1]~7 ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[10]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[10]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[11]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[11]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[12]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[12]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[13]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[13]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[14]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[14]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[15]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[15]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[16]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[16]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[17]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[17]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[18]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[18]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[19]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[19]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[20]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[20]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[21]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[21]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[22]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[22]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[23]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[23]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[24]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[24]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[25]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[25]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[26]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[26]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[27]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[27]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[28]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[28]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[29]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[29]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[30]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[30]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[31]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[31]                                                                                                    ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[9]                                                                                                     ; N/A     ;
; ram_rw_control:ram_rw_control_inst|read_sec[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram_rw_control:ram_rw_control_inst|read_sec[9]                                                                                                     ; N/A     ;
+--------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jul 24 15:52:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off musicplayer_1 -c musicplayer_1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ram_rw_control.v
    Info (12023): Found entity 1: ram_rw_control
Info (12021): Found 1 design units, including 1 entities, in source file sd_audio.v
    Info (12023): Found entity 1: sd_audio
Info (12021): Found 1 design units, including 1 entities, in source file sd_initial.v
    Info (12023): Found entity 1: sd_initial
Info (12021): Found 1 design units, including 1 entities, in source file sd_read.v
    Info (12023): Found entity 1: sd_read
Info (12021): Found 1 design units, including 1 entities, in source file mywav.v
    Info (12023): Found entity 1: mywav
Info (12021): Found 1 design units, including 1 entities, in source file sinwave_store.v
    Info (12023): Found entity 1: sinwave_store
Info (12021): Found 1 design units, including 1 entities, in source file sinwave_gen.v
    Info (12023): Found entity 1: sinwave_gen
Info (12021): Found 1 design units, including 1 entities, in source file reg_config.v
    Info (12023): Found entity 1: reg_config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_com.v
    Info (12023): Found entity 1: iic_com
Info (12021): Found 1 design units, including 1 entities, in source file i2c.v
    Info (12023): Found entity 1: i2c
Info (12021): Found 1 design units, including 1 entities, in source file clock_500.v
    Info (12023): Found entity 1: CLOCK_500
Info (12021): Found 1 design units, including 1 entities, in source file i2ccfg.v
    Info (12023): Found entity 1: i2ccfg
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file bclk_lrc.v
    Info (12023): Found entity 1: bclk_lrc
Warning (10236): Verilog HDL Implicit Net warning at sd_audio.v(57): created implicit net for "SD_cs_i"
Warning (10236): Verilog HDL Implicit Net warning at sd_audio.v(58): created implicit net for "SD_datain_i"
Warning (10236): Verilog HDL Implicit Net warning at sd_audio.v(68): created implicit net for "SD_cs_r"
Warning (10236): Verilog HDL Implicit Net warning at sd_audio.v(69): created implicit net for "SD_datain_r"
Warning (10236): Verilog HDL Implicit Net warning at sd_audio.v(75): created implicit net for "data_come"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(18): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(21): created implicit net for "tr_end"
Info (12127): Elaborating entity "sd_audio" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Warning (10230): Verilog HDL assignment warning at pll.v(25): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at pll.v(41): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "sd_initial" for hierarchy "sd_initial:sd_initial_inst"
Info (12128): Elaborating entity "sd_read" for hierarchy "sd_read:sd_read_inst"
Warning (10036): Verilog HDL or VHDL warning at sd_read.v(26): object "myen" assigned a value but never read
Info (12128): Elaborating entity "mywav" for hierarchy "mywav:mywav_inst"
Info (12128): Elaborating entity "i2ccfg" for hierarchy "mywav:mywav_inst|i2ccfg:reg_config_inst"
Warning (10230): Verilog HDL assignment warning at i2ccfg.v(111): truncated value with size 32 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at i2ccfg.v(54): inferring latch(es) for variable "rLED", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rLED[0]" at i2ccfg.v(54)
Info (10041): Inferred latch for "rLED[1]" at i2ccfg.v(54)
Info (10041): Inferred latch for "rLED[2]" at i2ccfg.v(54)
Info (10041): Inferred latch for "rLED[3]" at i2ccfg.v(54)
Info (12128): Elaborating entity "iic_com" for hierarchy "mywav:mywav_inst|i2ccfg:reg_config_inst|iic_com:U1"
Info (12128): Elaborating entity "sinwave_gen" for hierarchy "mywav:mywav_inst|sinwave_gen:sinwave_gen_inst"
Info (12128): Elaborating entity "sinwave_store" for hierarchy "mywav:mywav_inst|sinwave_store:sinwave_store_inst"
Info (12128): Elaborating entity "ram_rw_control" for hierarchy "ram_rw_control:ram_rw_control_inst"
Warning (10036): Verilog HDL or VHDL warning at ram_rw_control.v(20): object "raddr_o" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ram_rw_control.v(119): truncated value with size 32 to match size of target (13)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ls14.tdf
    Info (12023): Found entity 1: altsyncram_ls14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgq1.tdf
    Info (12023): Found entity 1: altsyncram_tgq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info (12023): Found entity 1: mux_boc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9ci.tdf
    Info (12023): Found entity 1: cntr_9ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf
    Info (12023): Found entity 1: cntr_45j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf
    Info (12023): Found entity 1: cntr_ubi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (276027): Inferred dual-clock RAM node "ram_rw_control:ram_rw_control_inst|myram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram_rw_control:ram_rw_control_inst|myram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_rw_control:ram_rw_control_inst|myram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_rw_control:ram_rw_control_inst|myram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0"
Info (12133): Instantiated megafunction "ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krd1.tdf
    Info (12023): Found entity 1: altsyncram_krd1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf
    Info (12023): Found entity 1: altsyncram_meh1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12130): Elaborated megafunction instantiation "ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1"
Info (12133): Instantiated megafunction "ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42d1.tdf
    Info (12023): Found entity 1: altsyncram_42d1
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lg1.tdf
    Info (12023): Found entity 1: altsyncram_7lg1
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/output_files/musicplayer_1.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2617 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2497 logic cells
    Info (21064): Implemented 102 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Tue Jul 24 15:52:28 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/output_files/musicplayer_1.map.smsg.


