;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT <0, @1
	SLT #12, @200
	SUB @-127, 100
	CMP @-127, 100
	SLT #12, @200
	SPL 0, <922
	SLT #12, @200
	JMP @12, #200
	SUB -204, <-120
	SUB @-127, 100
	SUB #-122, 100
	SUB 12, @11
	SUB -207, <-120
	SUB -204, <-120
	SLT 210, 30
	SUB 12, @11
	SUB 12, @11
	SUB -207, <-120
	SPL 0, <922
	SUB 128, 148
	SUB 128, 148
	SLT #12, @200
	SLT #12, @200
	SUB 128, 148
	SLT #12, @200
	SLT #12, @200
	SUB 128, 148
	SLT #12, @200
	SLT #12, @200
	SPL 0, <922
	ADD @-30, 9
	SLT #12, @200
	ADD #240, <0
	ADD @-30, 9
	JMN @-8, @-40
	JMN @-8, @-40
	SUB @-127, 100
	JMN @-8, @-40
	SPL 0, <922
	SPL 0, <922
	CMP -207, <-120
	CMP -207, <-120
	MOV -11, <-20
	SPL 0, <922
	MOV -1, <-20
	MOV -1, <-20
