
 add_fsm_encoding \
       {axi_dynclk.clk_state} \
       { }  \
       {{000 00001} {001 00010} {010 00100} {011 01000} {100 10000} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_5_axic_reg_srl_fifo.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_5_axic_reg_srl_fifo__parameterized0.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_5_axic_reg_srl_fifo__parameterized1.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_data_fifo_v2_1_5_axic_reg_srl_fifo__parameterized2.state} \
       { }  \
       {{00 0100} {01 1000} {10 0001} {11 0010} }

 add_fsm_encoding \
       {axi_vdma_v6_2_5_axis_dwidth_converter_v1_0_axisc_upsizer.state} \
       { }  \
       {{000 00010} {001 00001} {010 00100} {011 01000} {101 10000} }

 add_fsm_encoding \
       {axi_vdma_sm.dmacntrl_cs} \
       { }  \
       {{000 000001} {001 000010} {010 000100} {011 100000} {100 001000} {101 010000} }

 add_fsm_encoding \
       {axi_vdma_v6_2_5_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0.state} \
       { }  \
       {{000 00010} {001 00001} {010 00100} {011 01000} {101 10000} }

 add_fsm_encoding \
       {axi_vdma_sm__parameterized0.dmacntrl_cs} \
       { }  \
       {{000 000001} {001 000010} {010 000100} {011 100000} {100 001000} {101 010000} }

 add_fsm_encoding \
       {axi_vdma_sm__parameterized1.dmacntrl_cs} \
       { }  \
       {{000 000001} {001 000010} {010 000100} {011 100000} {100 001000} {101 010000} }

 add_fsm_encoding \
       {TWI_SlaveCtl.state} \
       { }  \
       {{000 000} {001 001} {010 111} {011 110} {100 010} {101 100} {110 011} }

 add_fsm_encoding \
       {Icache.cache_state} \
       { }  \
       {{0000 001} {0010 010} {0100 100} }

 add_fsm_encoding \
       {DCache_wb.Using_Victim_Cache.victim_state} \
       { }  \
       {{000 0001} {001 0100} {010 1000} {100 0010} }

 add_fsm_encoding \
       {mig_7series_v2_4_ddr_phy_wrlvl.wl_state_r} \
       { }  \
       {{00000 0000000000000000000000000001} {00001 0000000000000000000000000010} {00010 0000000000000000000000000100} {00011 0000000000000000000000100000} {00100 0000000000000000000001000000} {00101 0000000000000000000100000000} {00110 0000000000000000010000000000} {00111 0000000000000000100000000000} {01000 0000000000000000000010000000} {01001 0001000000000000000000000000} {01010 1000000000000000000000000000} {01011 0010000000000000000000000000} {01100 0100000000000000000000000000} {01101 0000000000100000000000000000} {01110 0000000000000000000000001000} {01111 0000000000001000000000000000} {10000 0000000000000000000000010000} {10001 0000001000000000000000000000} {10010 0000010000000000000000000000} {10011 0000100000000000000000000000} {10100 0000000000010000000000000000} {10101 0000000001000000000000000000} {10110 0000000010000000000000000000} {10111 0000000000000001000000000000} {11000 0000000000000010000000000000} {11001 0000000000000000001000000000} {11010 0000000000000100000000000000} {11011 0000000100000000000000000000} }

 add_fsm_encoding \
       {mig_7series_v2_4_ddr_phy_ocd_cntlr.sm_r} \
       { }  \
       {{000 00000001} {001 00000010} {010 00000100} {011 00001000} {100 00010000} {101 00100000} {110 01000000} {111 10000000} }

 add_fsm_encoding \
       {mig_7series_v2_4_ddr_phy_dqs_found_cal_hr.fine_adj_state_r} \
       { }  \
       {{0000 0000000000000001} {0001 0000000000001000} {0010 0000000000010000} {0011 0000000000000010} {0100 0000000000100000} {0101 0000000001000000} {0110 0000000010000000} {0111 0000000100000000} {1000 0000001000000000} {1001 0000010000000000} {1010 1000000000000000} {1011 0000100000000000} {1100 0001000000000000} {1101 0010000000000000} {1110 0100000000000000} {1111 0000000000000100} }

 add_fsm_encoding \
       {mig_7series_v2_4_ddr_phy_rdlvl.cal1_state_r} \
       { }  \
       {{000000 000000000000000000000000000000000001} {000001 000000000000000000000000000000000100} {000010 000000000000000000000000000000100000} {000011 000000000000000000100000000000000000} {000100 000000000000000100000000000000000000} {000101 000000000000010000000000000000000000} {000110 000000000000100000000000000000000000} {000111 000000000001000000000000000000000000} {001000 000000000000000010000000000000000000} {001001 000000001000000000000000000000000000} {001010 000000010000000000000000000000000000} {001011 000000000010000000000000000000000000} {001100 000000000000000000000000000000010000} {001101 000001000000000000000000000000000000} {001110 000010000000000000000000000000000000} {001111 001000000000000000000000000000000000} {010000 000000000000000000000000000001000000} {010001 000000000000000000000000000010000000} {010010 000000000000000000000000001000000000} {010011 000000000000000000000000100000000000} {010100 000000000000000000000000000100000000} {010101 000000000000000000000001000000000000} {010110 000000000000000000000010000000000000} {010111 000000000000000000000100000000000000} {011000 000000000000000000001000000000000000} {011001 000000000000000000000000010000000000} {011010 000000000000000000010000000000000000} {011011 010000000000000000000000000000000000} {011100 000000000000001000000000000000000000} {011101 000000000000000000000000000000000010} {011110 000000000000000001000000000000000000} {011111 000000000000000000000000000000001000} {100000 000100000000000000000000000000000000} {100001 000000000100000000000000000000000000} {100010 000000100000000000000000000000000000} {111111 100000000000000000000000000000000000} }

 add_fsm_encoding \
       {mig_7series_v2_4_axi_mc_r_channel.state} \
       { }  \
       {{00 1000} {01 0100} {10 0001} {11 0010} }

 add_fsm_encoding \
       {v_axi4s_vid_out_v4_0_0_sync.state} \
       { }  \
       {{0000 0000000000001} {0001 0000000000100} {0010 0000000000010} {0011 0000000010000} {0100 0000000100000} {0101 0000001000000} {0110 0000010000000} {0111 0000000001000} {1000 0000100000000} {1001 0001000000000} {1010 0010000000000} {1011 0100000000000} {1100 1000000000000} }
