============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Mar 05 2022  10:47:16 am
  Module:                 filter_top
  Technology library:     D_CELLS_5V_LP5MOS_MOS5_slow_3_00V_175C 5.0.0
  Operating conditions:   slow_3_00V_175C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

Timing slack :    9844ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_3_out1_reg[30]/D

path   2:

Timing slack :   10581ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_3_out1_reg[29]/D

path   3:

Timing slack :   11415ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_2_1_out1_reg[39]/D

path   4:

Timing slack :   12042ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay22_out1_reg[34]/D

path   5:

Timing slack :   12065ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_3_out1_reg[28]/D

path   6:

Timing slack :   12152ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_2_1_out1_reg[38]/D

path   7:

Timing slack :   12572ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay32_out1_reg[25]/D

path   8:

Timing slack :   12683ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay22_out1_reg[33]/D

path   9:

Timing slack :   13500ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay32_out1_reg[24]/D

path  10:

Timing slack :   13549ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_3_out1_reg[27]/D

path  11:

Timing slack :   13636ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_2_1_out1_reg[37]/D

path  12:

Timing slack :   14027ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay22_out1_reg[32]/D

path  13:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[9]/D

path  14:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[8]/D

path  15:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[7]/D

path  16:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[6]/D

path  17:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[5]/D

path  18:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[4]/D

path  19:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[3]/D

path  20:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[2]/D

path  21:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[1]/D

path  22:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[10]/D

path  23:

Timing slack :   14258ps 
Start-point  : reset
End-point    : u_out_mux/flop_reg[0]/D

path  24:

Timing slack :   14984ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay32_out1_reg[23]/D

path  25:

Timing slack :   15033ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_3_out1_reg[26]/D

path  26:

Timing slack :   15120ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_2_1_out1_reg[36]/D

path  27:

Timing slack :   15208ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay12_out1_reg[25]/D

path  28:

Timing slack :   15370ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay22_out1_reg[31]/D

path  29:

Timing slack :   15548ps 
Start-point  : reset
End-point    : u_out_mux/cnt_reg[1]/D

path  30:

Timing slack :   15813ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay12_out1_reg[24]/D

path  31:

Timing slack :   16214ps 
Start-point  : reset
End-point    : u_out_mux/cnt_reg[0]/D

path  32:

Timing slack :   16467ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay32_out1_reg[22]/D

path  33:

Timing slack :   16516ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_3_out1_reg[25]/D

path  34:

Timing slack :   16603ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : Delay2_2_1_out1_reg[35]/D

path  35:

Timing slack :   16638ps 
Start-point  : Delay2_2_2_out1_reg[3]/C
End-point    : u_IIR_section_1/Delay22_out1_reg[30]/D

path  36:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][9]/D

path  37:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D

path  38:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D

path  39:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][6]/D

path  40:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][5]/D

path  41:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][4]/D

path  42:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/D

path  43:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D

path  44:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][1]/D

path  45:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][10]/D

path  46:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D

path  47:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/D

path  48:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][8]/D

path  49:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][7]/D

path  50:

Timing slack :   16824ps 
Start-point  : reset
End-point    : u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][6]/D
