{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713716079226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713716079227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 10:14:39 2024 " "Processing started: Sun Apr 21 10:14:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713716079227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713716079227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quiz3 -c Quiz3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quiz3 -c Quiz3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713716079227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713716079590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713716079590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/d_flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713716085870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713716085870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713716085871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713716085871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713716085872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713716085872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713716085874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713716085874 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/logic_module_tb.sv " "Can't analyze file -- file output_files/logic_module_tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1713716085876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713716085897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done top_module.sv(17) " "Verilog HDL or VHDL warning at top_module.sv(17): object \"done\" assigned a value but never read" {  } { { "top_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/top_module.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713716085898 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:ME " "Elaborating entity \"FSM\" for hierarchy \"FSM:ME\"" {  } { { "top_module.sv" "ME" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/top_module.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713716085898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module logic_module:LM " "Elaborating entity \"logic_module\" for hierarchy \"logic_module:LM\"" {  } { { "top_module.sv" "LM" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/top_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713716085899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waiting_for_use logic_module.sv(13) " "Verilog HDL or VHDL warning at logic_module.sv(13): object \"waiting_for_use\" assigned a value but never read" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713716085899 "|top_module|logic_module:LM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dig1 logic_module.sv(14) " "Verilog HDL or VHDL warning at logic_module.sv(14): object \"dig1\" assigned a value but never read" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713716085899 "|top_module|logic_module:LM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 logic_module.sv(66) " "Verilog HDL assignment warning at logic_module.sv(66): truncated value with size 32 to match size of target (3)" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713716085899 "|top_module|logic_module:LM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "totalZeros logic_module.sv(60) " "Verilog HDL Always Construct warning at logic_module.sv(60): inferring latch(es) for variable \"totalZeros\", which holds its previous value in one or more paths through the always construct" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713716085899 "|top_module|logic_module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "totalZeros\[0\] logic_module.sv(62) " "Inferred latch for \"totalZeros\[0\]\" at logic_module.sv(62)" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713716085900 "|top_module|logic_module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "totalZeros\[1\] logic_module.sv(62) " "Inferred latch for \"totalZeros\[1\]\" at logic_module.sv(62)" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713716085900 "|top_module|logic_module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "totalZeros\[2\] logic_module.sv(62) " "Inferred latch for \"totalZeros\[2\]\" at logic_module.sv(62)" {  } { { "logic_module.sv" "" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713716085900 "|top_module|logic_module:LM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop logic_module:LM\|d_flip_flop:Flipflop1 " "Elaborating entity \"d_flip_flop\" for hierarchy \"logic_module:LM\|d_flip_flop:Flipflop1\"" {  } { { "logic_module.sv" "Flipflop1" { Text "C:/Users/mau14/OneDrive/Escritorio/TDD Repositorio/Quiz3/CE-3201_Quiz3_Digital_Design_Lab_Mauricio/logic_module.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713716085900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713716085949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 10:14:45 2024 " "Processing ended: Sun Apr 21 10:14:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713716085949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713716085949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713716085949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713716085949 ""}
