#include <unordered_map>
#include <string>
#include "shared/types.h"

std::unordered_map<u32, std::string> registers = { //
  { 0xff000000, "PTEH" },
  { 0xff000004, "PTEL" },
  { 0xff000008, "TTB" },
  { 0xff00000c, "TEA" },
  { 0xff000010, "MMUCR" },
  { 0xff000014, "BASRA" },
  { 0xff000018, "BASRB" },
  { 0xff00001c, "CCR" },
  { 0xff000020, "TRA" },
  { 0xff000024, "EXPEVT" },
  { 0xff000028, "INTEVT" },
  { 0xff000030, "VERSION" },
  { 0xff000034, "PTEA" },
  { 0xff000038, "QACR0" },
  { 0xff00003c, "QACR1" },
  { 0xff000044, "PRR" },
  { 0xff200000, "BARA" },
  { 0xff200004, "BAMRA" },
  { 0xff200008, "BBRA" },
  { 0xff20000c, "BARB" },
  { 0xff200010, "BAMRB" },
  { 0xff200014, "BBRB" },
  { 0xff200018, "BDRB" },
  { 0xff20001c, "BDMRB" },
  { 0xff200020, "BRCR" },
  { 0xff800000, "BCR1" },
  { 0xff800004, "BCR2" },
  { 0xff800050, "BCR3" },
  { 0xfe0a00f0, "BCR4" },
  { 0xff800008, "WCR1" },
  { 0xff80000c, "WCR2" },
  { 0xff800010, "WCR3" },
  { 0xff800014, "MCR" },
  { 0xff800018, "PCR" },
  { 0xff80001c, "RTCSR" },
  { 0xff800020, "RTCNT" },
  { 0xff800024, "RTCOR" },
  { 0xff800028, "RFCR" },
  { 0xff80002c, "PCTRA" },
  { 0xff800030, "PDTRA" },
  { 0xff800040, "PCTRB" },
  { 0xff800044, "PDTRB" },
  { 0xff800048, "GPIOIC" },
  { 0xff900000, "SDMR2" },
  { 0xff940000, "SDMR3" },
  { 0xffa00000, "SAR0" },
  { 0xffa00004, "DAR0" },
  { 0xffa00008, "DMATCR0" },
  { 0xffa0000c, "CHCR0" },
  { 0xffa00010, "SAR1" },
  { 0xffa00014, "DAR1" },
  { 0xffa00018, "DMATCR1" },
  { 0xffa0001c, "CHCR1" },
  { 0xffa00020, "SAR2" },
  { 0xffa00024, "DAR2" },
  { 0xffa00028, "DMATCR2" },
  { 0xffa0002c, "CHCR2" },
  { 0xffa00030, "SAR3" },
  { 0xffa00034, "DAR3" },
  { 0xffa00038, "DMATCR3" },
  { 0xffa0003c, "CHCR3" },
  { 0xffa00040, "DMAOR" },
  { 0xffa00050, "SAR4" },
  { 0xffa00054, "DAR4" },
  { 0xffa00058, "DMATCR4" },
  { 0xffa0005c, "CHCR4" },
  { 0xffa00060, "SAR5" },
  { 0xffa00064, "DAR5" },
  { 0xffa00068, "DMATCR5" },
  { 0xffa0006c, "CHCR5" },
  { 0xffa00070, "SAR6" },
  { 0xffa00074, "DAR6" },
  { 0xffa00078, "DMATCR6" },
  { 0xffa0007c, "CHCR6" },
  { 0xffa00080, "SAR7" },
  { 0xffa00084, "DAR7" },
  { 0xffa00088, "DMATCR7" },
  { 0xffa0008c, "CHCR7" },
  { 0xffc00000, "FRQCR" },
  { 0xffc00004, "STBCR" },
  { 0xffc00008, "WTCNT" },
  { 0xffc0000c, "WTCSR" },
  { 0xffc00010, "STBCR2" },
  { 0xffc80000, "R64CNT" },
  { 0xffc80004, "RSECCNT" },
  { 0xffc80008, "RMINCNT" },
  { 0xffc8000c, "RHRCNT" },
  { 0xffc80010, "RWKCNT" },
  { 0xffc80014, "RDAYCNT" },
  { 0xffc80018, "RMONCNT" },
  { 0xffc8001c, "RYRCNT" },
  { 0xffc80020, "RSECAR" },
  { 0xffc80024, "RMINAR" },
  { 0xffc80028, "RHRAR" },
  { 0xffc8002c, "RWKAR" },
  { 0xffc80030, "RDAYAR" },
  { 0xffc80034, "RMONAR" },
  { 0xffc80038, "RCR1" },
  { 0xffc8003c, "RCR2" },
  { 0xffc80050, "RCR3" },
  { 0xffc80054, "RYRAR" },
  { 0xffd00000, "ICR" },
  { 0xffd00004, "IPRA" },
  { 0xffd00008, "IPRB" },
  { 0xffd0000c, "IPRC" },
  { 0xffd00010, "IPRD" },
  { 0xfe080000, "INTPRI00" },
  { 0xfe080020, "INTREQ00" },
  { 0xfe080040, "INTMSK00" },
  { 0xfe080060, "INTMSKCLR00" },
  { 0xfe0a0000, "CLKSTP00" },
  { 0xfe0a0008, "CLKSTPCLR00" },
  { 0xffd80000, "TOCR" },
  { 0xffd80004, "TSTR" },
  { 0xffd80008, "TCOR0" },
  { 0xffd8000c, "TCNT0" },
  { 0xffd80010, "TCR0" },
  { 0xffd80014, "TCOR1" },
  { 0xffd80018, "TCNT1" },
  { 0xffd8001c, "TCR1" },
  { 0xffd80020, "TCOR2" },
  { 0xffd80024, "TCNT2" },
  { 0xffd80028, "TCR2" },
  { 0xffd8002c, "TCPR2" },
  { 0xfe100004, "TSTR2" },
  { 0xfe100008, "TCOR3" },
  { 0xfe10000c, "TCNT3" },
  { 0xfe100010, "TCR3" },
  { 0xfe100014, "TCOR4" },
  { 0xfe100018, "TCNT4" },
  { 0xfe10001c, "TCR4" },
  { 0xffe00000, "SCSMR1" },
  { 0xffe00004, "SCBRR1" },
  { 0xffe00008, "SCSCR1" },
  { 0xffe0000c, "SCTDR1" },
  { 0xffe00010, "SCSSR1" },
  { 0xffe00014, "SCRDR1" },
  { 0xffe00018, "SCSCMR1" },
  { 0xffe0001c, "SCSPTR1" },
  { 0xffe80000, "SCSMR2" },
  { 0xffe80004, "SCBRR2" },
  { 0xffe80008, "SCSCR2" },
  { 0xffe8000c, "SCFTDR2" },
  { 0xffe80010, "SCFSR2" },
  { 0xffe80014, "SCFRDR2" },
  { 0xffe80018, "SCFCR2" },
  { 0xffe8001c, "SCFDR2" },
  { 0xffe80020, "SCSPTR2" },
  { 0xffe80024, "SCLSR2" },
  { 0xfff00000, "SDIR" },
  { 0xfff00008, "SDDR" },
  { 0xfff00014, "SDINT" },
  { 0xa05f8000, "ID" },
  { 0xa05f8004, "REVISION" },
  { 0xa05f8008, "SOFTRESET" },
  { 0xa05f8014, "STARTRENDER" },
  { 0xa05f8018, "TEST_SELECT" },
  { 0xa05f8020, "PARAM_BASE" },
  { 0xa05f802c, "REGION_BASE" },
  { 0xa05f8030, "SPAN_SORT_CFG" },
  { 0xa05f8040, "VO_BORDER_COL" },
  { 0xa05f8044, "FB_R_CTRL" },
  { 0xa05f8048, "FB_W_CTRL" },
  { 0xa05f804c, "FB_W_LINESTRIDE" },
  { 0xa05f8050, "FB_R_SOF1" },
  { 0xa05f8054, "FB_R_SOF2" },
  { 0xa05f805c, "FB_R_SIZE" },
  { 0xa05f8060, "FB_W_SOF1" },
  { 0xa05f8064, "FB_W_SOF2" },
  { 0xa05f8068, "FB_X_CLIP" },
  { 0xa05f806c, "FB_Y_CLIP" },
  { 0xa05f8074, "FPU_SHAD_SCALE" },
  { 0xa05f8078, "FPU_CULL_VAL" },
  { 0xa05f807c, "FPU_PARAM_CFG" },
  { 0xa05f8080, "HALF_OFFSET" },
  { 0xa05f8084, "FPU_PERP_VAL" },
  { 0xa05f8088, "ISP_BACKGND_D" },
  { 0xa05f808c, "ISP_BACKGND_T" },
  { 0xa05f8098, "ISP_FEED_CFG" },
  { 0xa05f80a0, "SDRAM_REFRESH" },
  { 0xa05f80a4, "SDRAM_ARB_CFG" },
  { 0xa05f80a8, "SDRAM_CFG" },
  { 0xa05f80b0, "FOG_COL_RAM" },
  { 0xa05f80b4, "FOG_COL_VERT" },
  { 0xa05f80b8, "FOG_DENSITY" },
  { 0xa05f80bc, "FOG_CLAMP_MAX" },
  { 0xa05f80c0, "FOG_CLAMP_MIN" },
  { 0xa05f80c4, "SPG_TRIGGER_POS" },
  { 0xa05f80c8, "SPG_HBLANK_INT" },
  { 0xa05f80cc, "SPG_VBLANK_INT" },
  { 0xa05f80d0, "SPG_CONTROL" },
  { 0xa05f80d4, "SPG_HBLANK" },
  { 0xa05f80d8, "SPG_LOAD" },
  { 0xa05f80dc, "SPG_VBLANK" },
  { 0xa05f80e0, "SPG_WIDTH" },
  { 0xa05f80e4, "TEXT_CONTROL" },
  { 0xa05f80e8, "VO_CONTROL" },
  { 0xa05f80ec, "VO_STARTX" },
  { 0xa05f80f0, "VO_STARTY" },
  { 0xa05f80f4, "SCALER_CTL" },
  { 0xa05f8108, "PAL_RAM_CTRL" },
  { 0xa05f810c, "SPG_STATUS" },
  { 0xa05f8110, "FB_BURSTCTRL" },
  { 0xa05f8114, "FB_C_SOF" },
  { 0xa05f8118, "Y_COEFF" },
  { 0xa05f811c, "PT_ALPHA_REF" },
  { 0xa05f8124, "TA_OL_BASE" },
  { 0xa05f8128, "TA_ISP_BASE" },
  { 0xa05f812c, "TA_OL_LIMIT" },
  { 0xa05f8130, "TA_ISP_LIMIT" },
  { 0xa05f8134, "TA_NEXT_OPB" },
  { 0xa05f8138, "TA_ITP_CURRENT" },
  { 0xa05f813c, "TA_GLOB_TILE_CLIP" },
  { 0xa05f8140, "TA_ALLOC_CTRL" },
  { 0xa05f8144, "TA_LIST_INIT" },
  { 0xa05f8148, "TA_YUV_TEX_BASE" },
  { 0xa05f814c, "TA_YUV_TEX_CTRL" },
  { 0xa05f8150, "TA_YUV_TEX_CNT" },
  { 0xa05f8160, "TA_LIST_CONT" },
  { 0xa05f8164, "TA_NEXT_OPB_INIT" },
  { 0xa05f6800, "SB_C2DSTAT" },
  { 0xa05f6804, "SB_C2DLEN" },
  { 0xa05f6808, "SB_C2DST" },
  { 0xa05f6810, "SB_SDSTAW" },
  { 0xa05f6814, "SB_SDBAAW" },
  { 0xa05f6818, "SB_SDWLT" },
  { 0xa05f681c, "SB_SDLAS" },
  { 0xa05f6820, "SB_SDST" },
  { 0xa05f6840, "SB_DBREQM" },
  { 0xa05f6844, "SB_BAVLWC" },
  { 0xa05f6848, "SB_C2DPRYC" },
  { 0xa05f684c, "SB_C2DMAXL" },
  { 0xa05f6880, "SB_TFREM" },
  { 0xa05f6884, "SB_LMMODE0" },
  { 0xa05f6888, "SB_LMMODE1" },
  { 0xa05f688c, "SB_FFST" },
  { 0xa05f6890, "SB_SFRES" },
  { 0xa05f689c, "SB_SBREV" },
  { 0xa05f68a0, "SB_RBSPLT" },
  { 0xa05f6900, "SB_ISTNRM" },
  { 0xa05f6904, "SB_ISTEXT" },
  { 0xa05f6908, "SB_ISTERR" },
  { 0xa05f6910, "SB_IML2NRM" },
  { 0xa05f6914, "SB_IML2EXT" },
  { 0xa05f6918, "SB_IML2ERR" },
  { 0xa05f6920, "SB_IML4NRM" },
  { 0xa05f6924, "SB_IML4EXT" },
  { 0xa05f6928, "SB_IML4ERR" },
  { 0xa05f6930, "SB_IML6NRM" },
  { 0xa05f6934, "SB_IML6EXT" },
  { 0xa05f6938, "SB_IML6ERR" },
  { 0xa05f6940, "SB_PDTNRM" },
  { 0xa05f6944, "SB_PDTEXT" },
  { 0xa05f6950, "SB_G2DTNRM" },
  { 0xa05f6954, "SB_G2DTEXT" },
  { 0xa05f6c04, "SB_MDSTAR" },
  { 0xa05f6c10, "SB_MDTSEL" },
  { 0xa05f6c14, "SB_MDEN" },
  { 0xa05f6c18, "SB_MDST" },
  { 0xa05f6c80, "SB_MSYS" },
  { 0xa05f6c84, "SB_MST" },
  { 0xa05f6c88, "SB_MSHTCL" },
  { 0xa05f6c8c, "SB_MDAPRO" },
  { 0xa05f6ce8, "SB_MMSEL" },
  { 0xa05f6cf4, "SB_MTXDAD" },
  { 0xa05f6cf8, "SB_MRXDAD" },
  { 0xa05f6cfc, "SB_MRXDBD" },
  { 0xa05f7018, "GD_ALTSTAT_DEVCTRL" },
  { 0xa05f7080, "GD_DATA" },
  { 0xa05f7084, "GD_ERROR_FEATURES" },
  { 0xa05f7088, "GD_INTREASON" },
  { 0xa05f708c, "GD_SECTNUM" },
  { 0xa05f7090, "GD_BYCTLLO" },
  { 0xa05f7094, "GD_BYCTLHI" },
  { 0xa05f7098, "GD_DRVSEL" },
  { 0xa05f709c, "GD_STATUS_COMMAND" },
  { 0xa05f7404, "SB_GDSTAR" },
  { 0xa05f7408, "SB_GDLEN" },
  { 0xa05f740c, "SB_GDDIR" },
  { 0xa05f7414, "SB_GDEN" },
  { 0xa05f7418, "SB_GDST" },
  { 0xa05f7480, "SB_G1RRC" },
  { 0xa05f7484, "SB_G1RWC" },
  { 0xa05f7488, "SB_G1FRC" },
  { 0xa05f748c, "SB_G1FWC" },
  { 0xa05f7490, "SB_G1CRC" },
  { 0xa05f7494, "SB_G1CWC" },
  { 0xa05f74a0, "SB_G1GDRC" },
  { 0xa05f74a4, "SB_G1GDWC" },
  { 0xa05f74b0, "SB_G1SYSM" },
  { 0xa05f74b4, "SB_G1CRDYC" },
  { 0xa05f74b8, "SB_GDAPRO" },
  { 0xa05f74f4, "SB_GDSTARD" },
  { 0xa05f74f8, "SB_GDLEND" },
  { 0xa05f7800, "SB_ADSTAG" },
  { 0xa05f7804, "SB_ADSTAR" },
  { 0xa05f7808, "SB_ADLEN" },
  { 0xa05f780c, "SB_ADDIR" },
  { 0xa05f7810, "SB_ADTSEL" },
  { 0xa05f7814, "SB_ADEN" },
  { 0xa05f7818, "SB_ADST" },
  { 0xa05f781c, "SB_ADSUSP" },
  { 0xa05f7820, "SB_E1STAG" },
  { 0xa05f7824, "SB_E1STAR" },
  { 0xa05f7828, "SB_E1LEN" },
  { 0xa05f782c, "SB_E1DIR" },
  { 0xa05f7830, "SB_E1TSEL" },
  { 0xa05f7834, "SB_E1EN" },
  { 0xa05f7838, "SB_E1ST" },
  { 0xa05f783c, "SB_E1SUSP" },
  { 0xa05f7840, "SB_E2STAG" },
  { 0xa05f7844, "SB_E2STAR" },
  { 0xa05f7848, "SB_E2LEN" },
  { 0xa05f784c, "SB_E2DIR" },
  { 0xa05f7850, "SB_E2TSEL" },
  { 0xa05f7854, "SB_E2EN" },
  { 0xa05f7858, "SB_E2ST" },
  { 0xa05f785c, "SB_E2SUSP" },
  { 0xa05f7860, "SB_DDSTAG" },
  { 0xa05f7864, "SB_DDSTAR" },
  { 0xa05f7868, "SB_DDLEN" },
  { 0xa05f786c, "SB_DDDIR" },
  { 0xa05f7870, "SB_DDTSEL" },
  { 0xa05f7874, "SB_DDEN" },
  { 0xa05f7878, "SB_DDST" },
  { 0xa05f787c, "SB_DDSUSP" },
  { 0xa05f7880, "SB_G2ID" },
  { 0xa05f7890, "SB_G2DSTO" },
  { 0xa05f7894, "SB_G2TRTO" },
  { 0xa05f7898, "SB_G2MDMTO" },
  { 0xa05f789c, "SB_G2MDMW" },
  { 0xa05f78bc, "SB_G2APRO" },
  { 0xa05f78c0, "SB_ADSTAGD" },
  { 0xa05f78c4, "SB_ADSTARD" },
  { 0xa05f78c8, "SB_ADLEND" },
  { 0xa05f78d0, "SB_E1STAGD" },
  { 0xa05f78d4, "SB_E1STARD" },
  { 0xa05f78d8, "SB_E1LEND" },
  { 0xa05f78e0, "SB_E2STAGD" },
  { 0xa05f78e4, "SB_E2STARD" },
  { 0xa05f78e8, "SB_E2LEND" },
  { 0xa05f78f0, "SB_DDSTAGD" },
  { 0xa05f78f4, "SB_DDSTARD" },
  { 0xa05f78f8, "SB_DDLEND" },
  { 0xa05f7c00, "SB_PDSTAP" },
  { 0xa05f7c04, "SB_PDSTAR" },
  { 0xa05f7c08, "SB_PDLEN" },
  { 0xa05f7c0c, "SB_PDDIR" },
  { 0xa05f7c10, "SB_PDTSEL" },
  { 0xa05f7c14, "SB_PDEN" },
  { 0xa05f7c18, "SB_PDST" },
  { 0xa05f7c80, "SB_PDAPRO" },
  { 0xa05f7cf0, "SB_PDSTAPD" },
  { 0xa05f7cf4, "SB_PDSTARD" },
  { 0xa05f7cf8, "SB_PDLEND" }
};

bool
is_register(u32 address, std::string &name)
{
  if (auto it = registers.find(address); it != registers.end()) {
    name = it->second;
    return true;
  }
  return false;
}
