#include "system.h"
#include <algorithm>
#include <chrono>
#include <cmath>
#include <cstring>
#include <limits>

namespace {
    constexpr u32 kMainRamMirrorWindow = 0x00800000u;
    constexpr u32 kRamWatchStart = 0x000479D0u;
    constexpr u32 kRamWatchEnd = 0x00047A10u;
    constexpr u32 kRamWatchWord0 = 0x000479D0u;
    constexpr u32 kRamWatchLogLimit = 64u;
    constexpr u64 kMdecMmioLogLimit = 256u;
    u64 g_mdec_mmio_log_count = 0;

    struct BusWarnLimiter {
        u32 last_addr = 0xFFFFFFFFu;
        u64 suppressed = 0;
        u64 total = 0;
    };

void log_unhandled_bus_read(BusWarnLimiter& limiter, const char* width,
        u32 phys, bool io_space) {
        ++limiter.total;
        if (phys == limiter.last_addr) {
            ++limiter.suppressed;
            if (limiter.suppressed <= 3 ||
                (limiter.suppressed % 256u) == 0u) {
                if (io_space) {
                    LOG_WARN("BUS: Unhandled %s at I/O 0x%08X (repeat=%llu total=%llu)",
                        width, phys,
                        static_cast<unsigned long long>(limiter.suppressed),
                        static_cast<unsigned long long>(limiter.total));
                }
                else {
                    LOG_WARN("BUS: Unhandled %s at 0x%08X (repeat=%llu total=%llu)",
                        width, phys,
                        static_cast<unsigned long long>(limiter.suppressed),
                        static_cast<unsigned long long>(limiter.total));
                }
            }
            return;
        }

        if (limiter.suppressed > 3) {
            LOG_WARN("BUS: Previous unhandled read at 0x%08X repeated %llu times",
                limiter.last_addr,
                static_cast<unsigned long long>(limiter.suppressed));
        }

        limiter.last_addr = phys;
        limiter.suppressed = 0;
        if (io_space) {
            LOG_WARN("BUS: Unhandled %s at I/O 0x%08X (total=%llu)",
                width, phys, static_cast<unsigned long long>(limiter.total));
        }
        else {
            LOG_WARN("BUS: Unhandled %s at 0x%08X (total=%llu)",
                width, phys, static_cast<unsigned long long>(limiter.total));
        }
    }

    void log_ram_size_access(const char* op, u32 value, u32 pc, u32 sp, u32 ra) {
        static u32 count = 0;
        if (count >= 16u) {
            return;
        }
        ++count;
        LOG_WARN(
            "BUS: RAM_SIZE %s val=0x%08X pc=0x%08X sp=0x%08X ra=0x%08X",
            op, value, pc, sp, ra);
    }

    // PSX-SPX vertical refresh rates (native region clock):
    // NTSC interlaced     ~59.940 Hz
    // NTSC non-interlaced ~59.826 Hz
    // PAL  interlaced     ~50.000 Hz
    // PAL  non-interlaced ~49.761 Hz
    constexpr double kNtscInterlacedFps = 60000.0 / 1001.0;
    constexpr double kNtscProgressiveFps = 59.826;
    constexpr double kPalInterlacedFps = 50.0;
    constexpr double kPalProgressiveFps = 49.761;

    bool is_menu_idle_pc(u32 pc) {
        return ((pc >= 0x80059D00 && pc <= 0x80059FFF) ||
            (pc >= 0xA0059D00 && pc <= 0xA0059FFF) ||
            (pc >= 0x8003D700 && pc <= 0x8003D8FF) ||
            (pc >= 0xA003D700 && pc <= 0xA003D8FF));
    }

    bool is_bios_rom_pc(u32 pc) {
        return (pc >= 0xBFC00000 && pc < 0xBFC80000);
    }

    bool is_bios_ram_pc(u32 pc) {
        return ((pc >= 0x80000000 && pc < 0x80080000) ||
            (pc >= 0xA0000000 && pc < 0xA0080000));
    }

    bool is_non_bios_pc(u32 pc) { return !is_bios_rom_pc(pc) && !is_bios_ram_pc(pc); }

    System::RamReaperConfig sanitize_ram_reaper_config(
        const System::RamReaperConfig& input) {
        System::RamReaperConfig cfg = input;
        const u32 max_ram_off = psx::RAM_SIZE - 1u;
        cfg.range_start = std::min(cfg.range_start, max_ram_off);
        cfg.range_end = std::min(cfg.range_end, max_ram_off);
        cfg.writes_per_frame = std::min(cfg.writes_per_frame, psx::RAM_SIZE);
        cfg.intensity_percent = std::max(0.0f, std::min(100.0f, cfg.intensity_percent));
        if (cfg.range_start > cfg.range_end) {
            std::swap(cfg.range_start, cfg.range_end);
        }
        return cfg;
    }

    System::GpuReaperConfig sanitize_gpu_reaper_config(
        const System::GpuReaperConfig& input) {
        System::GpuReaperConfig cfg = input;
        cfg.writes_per_frame = std::min(cfg.writes_per_frame, 5000u);
        cfg.intensity_percent = std::max(0.0f, std::min(100.0f, cfg.intensity_percent));
        return cfg;
    }

    System::SoundReaperConfig sanitize_sound_reaper_config(
        const System::SoundReaperConfig& input) {
        System::SoundReaperConfig cfg = input;
        cfg.writes_per_frame = std::min(cfg.writes_per_frame, 5000u);
        cfg.intensity_percent = std::max(0.0f, std::min(100.0f, cfg.intensity_percent));
        return cfg;
    }

    void seed_mt19937(std::mt19937& rng, u64 seed) {
        const u32 lo = static_cast<u32>(seed & 0xFFFFFFFFull);
        const u32 hi = static_cast<u32>((seed >> 32) & 0xFFFFFFFFull);
        std::seed_seq seq{ lo, hi, 0x9E3779B9u, 0x243F6A88u };
        rng.seed(seq);
    }
} // namespace

// Timer IRQ helper
void timer_fire_irq(System* sys, int index) {
    Interrupt irqs[] = { Interrupt::Timer0, Interrupt::Timer1, Interrupt::Timer2 };
    if (index >= 0 && index < 3) {
        sys->irq().request(irqs[index]);
    }
}

void System::note_cdrom_io(u32 phys_addr) {
    ++boot_diag_.cd_io_count;
    if (!boot_diag_.saw_cd_io) {
        boot_diag_.saw_cd_io = true;
        boot_diag_.first_cd_io_cycle = cpu_.cycle_count();
        boot_diag_.first_cd_io_addr = phys_addr;
    }
}

void System::note_sio_io(u32 phys_addr) {
    ++boot_diag_.sio_io_count;
    if (!boot_diag_.saw_sio_io) {
        boot_diag_.saw_sio_io = true;
        boot_diag_.first_sio_io_cycle = cpu_.cycle_count();
        boot_diag_.first_sio_io_addr = phys_addr;
    }
}

void System::maybe_log_ram_watch_write(u32 phys_addr, u32 value, u32 size_bytes) {
    if (!g_ram_watch_diagnostics) {
        return;
    }
    static u32 watch_log_count = 0;
    static u32 last_code_dump_pc = 0xFFFFFFFFu;
    const u32 ram_off = phys_addr & 0x001FFFFFu;
    if (ram_off < kRamWatchStart || ram_off >= kRamWatchEnd) {
        return;
    }
    const u32 word0_end = kRamWatchWord0 + 4u;
    if ((ram_off + size_bytes) <= kRamWatchWord0 || ram_off >= word0_end) {
        return;
    }
    if (is_bios_rom_pc(cpu_.pc())) {
        return;
    }
    if (watch_log_count >= kRamWatchLogLimit) {
        return;
    }
    u32 old_word = ram_.read32(kRamWatchWord0);
    u32 new_word = old_word;
    for (u32 i = 0; i < size_bytes; ++i) {
        const u32 byte_addr = ram_off + i;
        if (byte_addr < kRamWatchWord0 || byte_addr >= word0_end) {
            continue;
        }
        const u32 shift = (byte_addr - kRamWatchWord0) * 8u;
        const u32 byte_val = (value >> (i * 8u)) & 0xFFu;
        new_word = (new_word & ~(0xFFu << shift)) | (byte_val << shift);
    }
    ++watch_log_count;
    LOG_WARN(
        "BUS: RAM watch write%u off=0x%08X phys=0x%08X val=0x%08X word0=0x%08X->0x%08X pc=0x%08X sp=0x%08X ra=0x%08X",
        size_bytes * 8u, ram_off, phys_addr, value, old_word, new_word, cpu_.pc(),
        cpu_.reg(29), cpu_.reg(31));

    if (ram_off == kRamWatchWord0) {
        LOG_WARN(
            "BUS: stream-word0 write%u val=0x%08X slot=0x%08X sp=0x%08X ra=0x%08X",
            size_bytes * 8u, value, ram_off, cpu_.reg(29), cpu_.reg(31));
    }

    if (ram_off == kRamWatchWord0 || (ram_off + size_bytes) > kRamWatchWord0) {
        const u32 pc = cpu_.pc() & 0x1FFFFFFFu;
        if (pc != last_code_dump_pc) {
            last_code_dump_pc = pc;
            LOG_WARN(
                "BUS: watch code %08X=%08X %08X=%08X %08X=%08X %08X=%08X %08X=%08X",
                pc - 0x08u, read32(pc - 0x08u), pc - 0x04u, read32(pc - 0x04u),
                pc + 0x00u, read32(pc + 0x00u), pc + 0x04u, read32(pc + 0x04u),
                pc + 0x08u, read32(pc + 0x08u));
        }
    }
}

void System::sync_spu_to_cpu() {
    const u64 target_cycle = cpu_.cycle_count();
    if (target_cycle <= spu_synced_cpu_cycle_) {
        spu_.mark_synced_to_cpu(spu_synced_cpu_cycle_);
        return;
    }

    if (spu_skip_sync_for_turbo_) {
        spu_synced_cpu_cycle_ = target_cycle;
        spu_.mark_synced_to_cpu(spu_synced_cpu_cycle_);
        return;
    }

    u64 delta = target_cycle - spu_synced_cpu_cycle_;
    while (delta > 0) {
        const u32 step =
            (delta > static_cast<u64>(std::numeric_limits<u32>::max()))
            ? std::numeric_limits<u32>::max()
            : static_cast<u32>(delta);
        spu_.tick(step);
        delta -= step;
    }
    spu_synced_cpu_cycle_ = target_cycle;
    spu_.mark_synced_to_cpu(spu_synced_cpu_cycle_);
}

void System::init_hardware() {
    if (hw_init_)
        return; // Already initialized

    irq_.init(this);
    timers_.init(this);
    spu_.init(this);
    sio_.init(this);
    cdrom_.init(this);
    dma_.init(this);
    gpu_.init(this);
    cpu_.init(this);

    hw_init_ = true;
    printf("[System] Hardware initialized\n");
    fflush(stdout);
}

bool System::load_bios(const std::string& path) {
    // Initialize hardware on first BIOS load
    if (!hw_init_) {
        init_hardware();
    }
    spu_.clear_replacement_sample();
    return bios_.load(path);
}

bool System::load_game(const std::string& bin_path,
    const std::string& cue_path) {
    const bool ok = cdrom_.load_bin_cue(bin_path, cue_path);
    if (ok) {
        last_disc_bin_path_ = bin_path;
        last_disc_cue_path_ = cue_path;
    }
    return ok;
}

bool System::boot_disc(bool direct_boot) {
    if (!bios_loaded()) {
        return false;
    }

    const std::string bin = last_disc_bin_path_;
    const std::string cue = last_disc_cue_path_;

    set_running(false);
    reset();

    if (!bin.empty()) {
        if (!load_game(bin, cue)) {
            return false;
        }
    }

    if (!disc_loaded()) {
        return false;
    }

    if (direct_boot) {
        if (!bios_.apply_fast_boot_patch()) {
            LOG_WARN("System: direct disc boot patch failed; falling back to normal BIOS boot.");
        }
    }

    set_running(true);
    return true;
}

bool should_log_mdec_mmio() {
    if (g_mdec_mmio_log_count < kMdecMmioLogLimit) {
        ++g_mdec_mmio_log_count;
        return true;
    }
    return false;
}

void System::reset() {
    if (!hw_init_) {
        init_hardware();
    }
    bios_.restore_original_image();
    irq_.reset();
    timers_.reset();
    dma_.reset();
    cdrom_.reset();
    mdec_.reset();
    sio_.reset();
    gpu_.reset();
    spu_.reset();
    cpu_.reset();
    spu_synced_cpu_cycle_ = cpu_.cycle_count();
    spu_.mark_synced_to_cpu(spu_synced_cpu_cycle_);
    ram_.reset();
    frame_cycles_ = 0;
    frame_cycle_remainder_ = 0.0;
    boot_diag_ = {};
    saw_non_bios_exec_ = false;
    bios_menu_streak_after_non_bios_ = 0;
    std::memset(mem_ctrl_, 0, sizeof(mem_ctrl_));
    ram_size_ = 0;
    cache_ctrl_ = 0;
    mdec_command_shadow_ = 0;
    mdec_command_shadow_mask_ = 0;
    mdec_control_shadow_ = 0;
    post_reg_ = 0;
}

void System::shutdown() {
    sio_.shutdown();
    spu_.shutdown();
}

double System::target_fps() const {
    const DisplayMode& mode = gpu_.display_mode();
    const bool effective_interlaced = mode.interlaced && (mode.vres != 0);
    if (mode.is_pal) {
        return effective_interlaced ? kPalInterlacedFps : kPalProgressiveFps;
    }
    return effective_interlaced ? kNtscInterlacedFps : kNtscProgressiveFps;
}

void System::run_frame(bool sample_display_diag, bool skip_spu_for_turbo) {
    auto start_total = std::chrono::high_resolution_clock::now();
    reset_profiling_stats();
    spu_skip_sync_for_turbo_ = skip_spu_for_turbo;
    const bool profile_detailed = g_profile_detailed_timing;
    apply_ram_reaper_for_frame();
    apply_gpu_reaper_for_frame();
    apply_sound_reaper_for_frame();

    const bool pal = gpu_.display_mode().is_pal;
    const u32 scanlines_per_frame = pal ? 314 : 263;
    const u32 vblank_scanline = pal ? 288 : 240;
    const double fps = target_fps();
    const double cycles_exact = static_cast<double>(psx::CPU_CLOCK_HZ) / fps;
    frame_cycle_remainder_ += cycles_exact;
    const u32 cycles_per_frame = std::max<u32>(
        1u, static_cast<u32>(std::floor(frame_cycle_remainder_)));
    frame_cycle_remainder_ -= static_cast<double>(cycles_per_frame);
    const u32 base_cycles_per_scanline = cycles_per_frame / scanlines_per_frame;
    const u32 extra_cycles_per_frame = cycles_per_frame % scanlines_per_frame;
    // Aggressive fast mode intentionally trades timing stability for throughput.
    const bool aggressive_fast_mode = g_gpu_fast_mode;
    const u32 cpu_instruction_slice = aggressive_fast_mode ? 128u : 32u;
    // FMV/CD streaming is sensitive to DMA and CDROM service jitter.
    // Keep those devices at near-baseline cadence even in fast mode.
    const u32 dma_tick_stride = 16u;
    const u32 spu_sync_scanline_stride = aggressive_fast_mode ? 16u : 4u;
    const u32 cdrom_tick_scanline_stride = 1u;
    u32 extra_cycle_error = 0;
    u32 dma_tick_budget = 0;
    u32 cdrom_tick_budget = 0;

    for (u32 scanline = 0; scanline < scanlines_per_frame; scanline++) {
        u32 cycles_this_scanline = base_cycles_per_scanline;
        extra_cycle_error += extra_cycles_per_frame;
        if (extra_cycle_error >= scanlines_per_frame) {
            ++cycles_this_scanline;
            extra_cycle_error -= scanlines_per_frame;
        }

        const bool in_vblank = scanline >= vblank_scanline;
        timers_.set_vblank(in_vblank);

        std::chrono::high_resolution_clock::time_point start_loop{};
        const double gpu_ms_before_loop = profiling_stats_.gpu_ms;
        if (profile_detailed) {
            start_loop = std::chrono::high_resolution_clock::now();
        }
        u32 cycles_remaining = cycles_this_scanline;
        while (cycles_remaining > 0) {
            const u32 target_slice_cycles =
                std::min(cycles_remaining, cpu_instruction_slice * 4u);
            u32 spent_in_slice = 0;
            u32 instructions_executed = 0;
            u32 sio_slice_cycles = 0;
            while (cycles_remaining > 0 && spent_in_slice < target_slice_cycles &&
                   instructions_executed < cpu_instruction_slice) {
                const u32 consumed = cpu_.step();
                spent_in_slice += consumed;
                frame_cycles_ += consumed;
                if (aggressive_fast_mode) {
                    sio_slice_cycles += consumed;
                }
                else {
                    // Advance SIO at instruction granularity so JOYPAD serial
                    // handshakes don't stall for an entire scanline worth of CPU
                    // polling loops.
                    sio_.tick(consumed);
                }
                ++instructions_executed;
                cycles_remaining =
                    (consumed >= cycles_remaining) ? 0 : (cycles_remaining - consumed);
            }
            if (aggressive_fast_mode && sio_slice_cycles > 0) {
                sio_.tick(sio_slice_cycles);
            }

            dma_tick_budget += spent_in_slice;
            while (dma_tick_budget >= dma_tick_stride) {
                dma_.tick();
                dma_tick_budget -= dma_tick_stride;
            }
        }
        if (dma_tick_budget > 0) {
            dma_.tick();
            dma_tick_budget = 0;
        }
        if (profile_detailed) {
            const auto end_loop = std::chrono::high_resolution_clock::now();
            const double loop_ms =
                std::chrono::duration<double, std::milli>(end_loop - start_loop)
                    .count();
            const double gpu_ms_inside_loop =
                profiling_stats_.gpu_ms - gpu_ms_before_loop;
            add_cpu_time(std::max(0.0, loop_ms - gpu_ms_inside_loop));
        }

        // Batch devices that already accept cycle counts to reduce per-cycle call
        // overhead.
        std::chrono::high_resolution_clock::time_point start_timers{};
        if (profile_detailed) {
            start_timers = std::chrono::high_resolution_clock::now();
        }
        timers_.tick(cycles_this_scanline);
        timers_.hblank_pulse();
        if (profile_detailed) {
            const auto end_timers = std::chrono::high_resolution_clock::now();
            add_timers_time(
                std::chrono::duration<double, std::milli>(end_timers - start_timers)
                .count());
        }

        cdrom_tick_budget += cycles_this_scanline;
        if (((scanline + 1u) % cdrom_tick_scanline_stride) == 0u ||
            ((scanline + 1u) == scanlines_per_frame)) {
            cdrom_.tick(cdrom_tick_budget);
            cdrom_tick_budget = 0;
        }
        const bool sync_spu_now =
            (((scanline + 1u) % spu_sync_scanline_stride) == 0u) ||
            ((scanline + 1u) == scanlines_per_frame);
        if (sync_spu_now) {
            sync_spu_to_cpu();
        }

        if (scanline == vblank_scanline) {
            gpu_.vblank();
            irq_.request(Interrupt::VBlank);
        }
    }
    if (!boot_diag_.saw_pad_cmd42 && sio_.saw_pad_cmd42()) {
        boot_diag_.saw_pad_cmd42 = true;
    }
    if (!boot_diag_.saw_tx_cmd42 && sio_.saw_tx_cmd42()) {
        boot_diag_.saw_tx_cmd42 = true;
    }
    if (!boot_diag_.saw_pad_id && sio_.saw_pad_id()) {
        boot_diag_.saw_pad_id = true;
    }
    if (!boot_diag_.saw_pad_button && sio_.saw_non_ff_button_byte()) {
        boot_diag_.saw_pad_button = true;
    }
    if (!boot_diag_.saw_full_pad_poll && sio_.saw_full_pad_poll()) {
        boot_diag_.saw_full_pad_poll = true;
    }
    boot_diag_.pad_cmd42_count = sio_.pad_cmd42_count();
    boot_diag_.pad_poll_count = sio_.pad_poll_count();
    boot_diag_.pad_packet_count = sio_.pad_packet_count();
    boot_diag_.ch0_poll_count = sio_.channel0_poll_count();
    boot_diag_.ch1_poll_count = sio_.channel1_poll_count();
    boot_diag_.sio_invalid_seq_count = sio_.invalid_sequence_count();
    boot_diag_.last_pad_buttons = sio_.last_pad_buttons();
    boot_diag_.last_sio_tx = sio_.last_tx_byte();
    boot_diag_.last_sio_rx = sio_.last_rx_byte();
    boot_diag_.last_joy_stat = sio_.joy_stat_snapshot();
    boot_diag_.last_joy_ctrl = sio_.joy_ctrl_snapshot();
    boot_diag_.sio_irq_assert_count = sio_.irq_assert_count();
    boot_diag_.sio_irq_ack_count = sio_.irq_ack_count();

    if (!boot_diag_.saw_cd_read_cmd && cdrom_.saw_read_command()) {
        boot_diag_.saw_cd_read_cmd = true;
    }
    if (!boot_diag_.saw_cd_sector_visible && cdrom_.saw_sector_visible()) {
        boot_diag_.saw_cd_sector_visible = true;
    }
    if (!boot_diag_.saw_cd_getid && cdrom_.saw_getid()) {
        boot_diag_.saw_cd_getid = true;
    }
    if (!boot_diag_.saw_cd_setloc && cdrom_.saw_setloc()) {
        boot_diag_.saw_cd_setloc = true;
    }
    if (!boot_diag_.saw_cd_seekl && cdrom_.saw_seekl()) {
        boot_diag_.saw_cd_seekl = true;
    }
    if (!boot_diag_.saw_cd_readn_or_reads && cdrom_.saw_readn_or_reads()) {
        boot_diag_.saw_cd_readn_or_reads = true;
    }
    boot_diag_.cd_read_command_count = cdrom_.read_command_count();
    boot_diag_.cd_irq_int1_count = cdrom_.irq_int1_count();
    boot_diag_.cd_irq_int2_count = cdrom_.irq_int2_count();
    boot_diag_.cd_irq_int3_count = cdrom_.irq_int3_count();
    boot_diag_.cd_irq_int4_count = cdrom_.irq_int4_count();
    boot_diag_.cd_irq_int5_count = cdrom_.irq_int5_count();

    timers_.set_vblank(false);
    ++boot_diag_.frame_counter;

    const u32 pc = cpu_.pc();
    if (is_non_bios_pc(pc)) {
        saw_non_bios_exec_ = true;
        bios_menu_streak_after_non_bios_ = 0;
    }
    if (saw_non_bios_exec_ && is_menu_idle_pc(pc)) {
        ++bios_menu_streak_after_non_bios_;
        // Treat fallback as a persistent return to BIOS/menu idle, not a brief hop.
        if (bios_menu_streak_after_non_bios_ >= 120) {
            boot_diag_.fell_back_to_bios_after_non_bios = true;
        }
    }
    else if (!is_non_bios_pc(pc)) {
        bios_menu_streak_after_non_bios_ = 0;
    }

    if (sample_display_diag) {
        const DisplaySampleInfo display_sample = gpu_.build_display_rgba(nullptr);
        update_display_diag(display_sample);
    }

    auto end_total = std::chrono::high_resolution_clock::now();
    set_total_time(
        std::chrono::duration<double, std::milli>(end_total - start_total)
        .count());
    spu_skip_sync_for_turbo_ = false;
}

void System::update_display_diag(const DisplaySampleInfo& display_sample) {
    boot_diag_.display_hash = display_sample.hash;
    boot_diag_.display_non_black_pixels = display_sample.non_black_pixels;
    boot_diag_.display_width = static_cast<u16>(std::max(0, display_sample.width));
    boot_diag_.display_height =
        static_cast<u16>(std::max(0, display_sample.height));
    boot_diag_.display_x_start =
        static_cast<u16>(std::max(0, display_sample.x_start));
    boot_diag_.display_y_start =
        static_cast<u16>(std::max(0, display_sample.y_start));
    boot_diag_.display_is_24bit = display_sample.is_24bit ? 1u : 0u;
    boot_diag_.display_enabled = display_sample.display_enabled ? 1u : 0u;
    const u64 pixel_count = static_cast<u64>(std::max(1, display_sample.width)) *
        static_cast<u64>(std::max(1, display_sample.height));
    const bool logo_visible_now =
        display_sample.display_enabled &&
        (display_sample.non_black_pixels > (pixel_count / 16u));
    if (logo_visible_now && saw_non_bios_exec_) {
        boot_diag_.saw_logo_present = true;
        ++boot_diag_.logo_visible_run_frames;
        if (boot_diag_.logo_visible_run_frames >= 120) {
            boot_diag_.logo_visible_persisted = true;
        }
    }
    else {
        if (boot_diag_.saw_logo_present &&
            boot_diag_.first_black_after_logo_frame < 0) {
            boot_diag_.first_black_after_logo_frame =
                static_cast<s32>(boot_diag_.frame_counter);
        }
        boot_diag_.logo_visible_run_frames = 0;
    }
}

void System::set_ram_reaper_config(const RamReaperConfig& config) {
    const RamReaperConfig sanitized = sanitize_ram_reaper_config(config);
    ram_reaper_enabled_.store(sanitized.enabled, std::memory_order_release);
    ram_reaper_range_start_.store(sanitized.range_start, std::memory_order_release);
    ram_reaper_range_end_.store(sanitized.range_end, std::memory_order_release);
    ram_reaper_writes_per_frame_.store(sanitized.writes_per_frame,
        std::memory_order_release);
    const u32 intensity_x10 = static_cast<u32>(std::lround(
        static_cast<double>(sanitized.intensity_percent) * 10.0));
    ram_reaper_intensity_x10_.store(intensity_x10, std::memory_order_release);
    ram_reaper_affect_main_ram_.store(sanitized.affect_main_ram,
        std::memory_order_release);
    ram_reaper_affect_vram_.store(sanitized.affect_vram, std::memory_order_release);
    ram_reaper_affect_spu_ram_.store(sanitized.affect_spu_ram,
        std::memory_order_release);
    ram_reaper_use_custom_seed_.store(sanitized.use_custom_seed,
        std::memory_order_release);
    ram_reaper_seed_.store(sanitized.seed, std::memory_order_release);
}

System::RamReaperConfig System::ram_reaper_config() const {
    RamReaperConfig cfg{};
    cfg.enabled = ram_reaper_enabled_.load(std::memory_order_acquire);
    cfg.range_start = ram_reaper_range_start_.load(std::memory_order_acquire);
    cfg.range_end = ram_reaper_range_end_.load(std::memory_order_acquire);
    cfg.writes_per_frame =
        ram_reaper_writes_per_frame_.load(std::memory_order_acquire);
    cfg.intensity_percent =
        static_cast<float>(ram_reaper_intensity_x10_.load(std::memory_order_acquire)) /
        10.0f;
    cfg.affect_main_ram =
        ram_reaper_affect_main_ram_.load(std::memory_order_acquire);
    cfg.affect_vram = ram_reaper_affect_vram_.load(std::memory_order_acquire);
    cfg.affect_spu_ram =
        ram_reaper_affect_spu_ram_.load(std::memory_order_acquire);
    cfg.use_custom_seed =
        ram_reaper_use_custom_seed_.load(std::memory_order_acquire);
    cfg.seed = ram_reaper_seed_.load(std::memory_order_acquire);
    return sanitize_ram_reaper_config(cfg);
}

void System::disable_ram_reaper() {
    RamReaperConfig cfg = ram_reaper_config();
    cfg.enabled = false;
    set_ram_reaper_config(cfg);
}

void System::set_gpu_reaper_config(const GpuReaperConfig& config) {
    const GpuReaperConfig sanitized = sanitize_gpu_reaper_config(config);
    gpu_reaper_enabled_.store(sanitized.enabled, std::memory_order_release);
    gpu_reaper_writes_per_frame_.store(sanitized.writes_per_frame,
        std::memory_order_release);
    const u32 intensity_x10 = static_cast<u32>(std::lround(
        static_cast<double>(sanitized.intensity_percent) * 10.0));
    gpu_reaper_intensity_x10_.store(intensity_x10, std::memory_order_release);
    gpu_reaper_affect_geometry_.store(sanitized.affect_geometry,
        std::memory_order_release);
    gpu_reaper_affect_texture_state_.store(sanitized.affect_texture_state,
        std::memory_order_release);
    gpu_reaper_affect_display_state_.store(sanitized.affect_display_state,
        std::memory_order_release);
    gpu_reaper_use_custom_seed_.store(sanitized.use_custom_seed,
        std::memory_order_release);
    gpu_reaper_seed_.store(sanitized.seed, std::memory_order_release);
}

System::GpuReaperConfig System::gpu_reaper_config() const {
    GpuReaperConfig cfg{};
    cfg.enabled = gpu_reaper_enabled_.load(std::memory_order_acquire);
    cfg.writes_per_frame =
        gpu_reaper_writes_per_frame_.load(std::memory_order_acquire);
    cfg.intensity_percent =
        static_cast<float>(gpu_reaper_intensity_x10_.load(std::memory_order_acquire)) /
        10.0f;
    cfg.affect_geometry =
        gpu_reaper_affect_geometry_.load(std::memory_order_acquire);
    cfg.affect_texture_state =
        gpu_reaper_affect_texture_state_.load(std::memory_order_acquire);
    cfg.affect_display_state =
        gpu_reaper_affect_display_state_.load(std::memory_order_acquire);
    cfg.use_custom_seed =
        gpu_reaper_use_custom_seed_.load(std::memory_order_acquire);
    cfg.seed = gpu_reaper_seed_.load(std::memory_order_acquire);
    return sanitize_gpu_reaper_config(cfg);
}

void System::disable_gpu_reaper() {
    GpuReaperConfig cfg = gpu_reaper_config();
    cfg.enabled = false;
    set_gpu_reaper_config(cfg);
}

void System::set_sound_reaper_config(const SoundReaperConfig& config) {
    const SoundReaperConfig sanitized = sanitize_sound_reaper_config(config);
    sound_reaper_enabled_.store(sanitized.enabled, std::memory_order_release);
    sound_reaper_writes_per_frame_.store(sanitized.writes_per_frame,
        std::memory_order_release);
    const u32 intensity_x10 = static_cast<u32>(std::lround(
        static_cast<double>(sanitized.intensity_percent) * 10.0));
    sound_reaper_intensity_x10_.store(intensity_x10, std::memory_order_release);
    sound_reaper_affect_pitch_.store(sanitized.affect_pitch, std::memory_order_release);
    sound_reaper_affect_envelope_.store(sanitized.affect_envelope,
        std::memory_order_release);
    sound_reaper_affect_reverb_.store(sanitized.affect_reverb, std::memory_order_release);
    sound_reaper_affect_mixer_.store(sanitized.affect_mixer, std::memory_order_release);
    sound_reaper_use_custom_seed_.store(sanitized.use_custom_seed,
        std::memory_order_release);
    sound_reaper_seed_.store(sanitized.seed, std::memory_order_release);
}

System::SoundReaperConfig System::sound_reaper_config() const {
    SoundReaperConfig cfg{};
    cfg.enabled = sound_reaper_enabled_.load(std::memory_order_acquire);
    cfg.writes_per_frame =
        sound_reaper_writes_per_frame_.load(std::memory_order_acquire);
    cfg.intensity_percent =
        static_cast<float>(sound_reaper_intensity_x10_.load(std::memory_order_acquire)) /
        10.0f;
    cfg.affect_pitch = sound_reaper_affect_pitch_.load(std::memory_order_acquire);
    cfg.affect_envelope = sound_reaper_affect_envelope_.load(std::memory_order_acquire);
    cfg.affect_reverb = sound_reaper_affect_reverb_.load(std::memory_order_acquire);
    cfg.affect_mixer = sound_reaper_affect_mixer_.load(std::memory_order_acquire);
    cfg.use_custom_seed =
        sound_reaper_use_custom_seed_.load(std::memory_order_acquire);
    cfg.seed = sound_reaper_seed_.load(std::memory_order_acquire);
    return sanitize_sound_reaper_config(cfg);
}

void System::disable_sound_reaper() {
    SoundReaperConfig cfg = sound_reaper_config();
    cfg.enabled = false;
    set_sound_reaper_config(cfg);
}

bool System::save_spu_voice_sample_to_file(int voice, const std::string& path,
                                           std::string* error) {
    sync_spu_to_cpu();
    return spu_.export_voice_sample_to_file(voice, path, error);
}

bool System::load_spu_replacement_sample_from_file(const std::string& path,
                                                   std::string* error) {
    sync_spu_to_cpu();
    return spu_.load_replacement_sample_from_file(path, error);
}

void System::apply_ram_reaper_for_frame() {
    const RamReaperConfig cfg = ram_reaper_config();
    if (!cfg.enabled) {
        ram_reaper_prev_enabled_ = false;
        ram_reaper_rng_seeded_ = false;
        return;
    }

    bool reseed = !ram_reaper_rng_seeded_ || !ram_reaper_prev_enabled_;
    if (cfg.use_custom_seed != ram_reaper_prev_use_custom_seed_) {
        reseed = true;
    }
    if (cfg.use_custom_seed && (cfg.seed != ram_reaper_prev_seed_)) {
        reseed = true;
    }

    if (reseed) {
        const u64 seed =
            cfg.use_custom_seed
                ? cfg.seed
                : ((static_cast<u64>(std::random_device{}()) << 32) ^
                   static_cast<u64>(std::random_device{}()));
        seed_mt19937(ram_reaper_rng_, seed);
        ram_reaper_last_seed_.store(seed, std::memory_order_release);
        ram_reaper_rng_seeded_ = true;
    }

    ram_reaper_prev_enabled_ = true;
    ram_reaper_prev_use_custom_seed_ = cfg.use_custom_seed;
    ram_reaper_prev_seed_ = cfg.seed;

    if (cfg.writes_per_frame == 0 || cfg.intensity_percent <= 0.0f) {
        return;
    }

    const bool target_main = cfg.affect_main_ram;
    const bool target_vram = cfg.affect_vram;
    const bool target_spu = cfg.affect_spu_ram;
    const u32 target_count = static_cast<u32>(target_main ? 1u : 0u) +
        static_cast<u32>(target_vram ? 1u : 0u) +
        static_cast<u32>(target_spu ? 1u : 0u);
    if (target_count == 0) {
        return;
    }

    const double desired_writes =
        static_cast<double>(cfg.writes_per_frame) *
        (static_cast<double>(cfg.intensity_percent) / 100.0);
    u32 writes_this_frame = static_cast<u32>(std::floor(desired_writes));
    const double frac = desired_writes - static_cast<double>(writes_this_frame);
    std::uniform_real_distribution<double> unit_dist(0.0, 1.0);
    if (unit_dist(ram_reaper_rng_) < frac) {
        ++writes_this_frame;
    }

    if (writes_this_frame == 0) {
        return;
    }

    // Add occasional bursty spikes for a cartridge-tilt-like feel.
    std::uniform_int_distribution<u32> pct_dist(0u, 99u);
    const u32 burst_chance = static_cast<u32>(cfg.intensity_percent * 0.35f);
    if (pct_dist(ram_reaper_rng_) < burst_chance) {
        const u32 burst_cap = std::max<u32>(1u, writes_this_frame / 2u + 1u);
        std::uniform_int_distribution<u32> burst_dist(1u, burst_cap);
        writes_this_frame += burst_dist(ram_reaper_rng_);
    }

    std::uniform_int_distribution<u32> addr_dist(cfg.range_start, cfg.range_end);
    std::uniform_int_distribution<u32> byte_dist(0u, 0xFFu);
    std::uniform_int_distribution<u32> vram_dist(
        0u, static_cast<u32>(psx::VRAM_WIDTH * psx::VRAM_HEIGHT - 1u));
    std::uniform_int_distribution<u32> spu_dist(0u, Spu::RAM_SIZE_BYTES - 1u);
    std::uniform_int_distribution<u32> target_dist(0u, target_count - 1u);
    u64 mutations = 0;
    for (u32 i = 0; i < writes_this_frame; ++i) {
        const u32 target_index = target_dist(ram_reaper_rng_);
        u32 cursor = 0;
        if (target_main) {
            if (cursor == target_index) {
                const u32 offset = addr_dist(ram_reaper_rng_);
                ram_.write8(offset, static_cast<u8>(byte_dist(ram_reaper_rng_)));
                ++mutations;
                continue;
            }
            ++cursor;
        }
        if (target_vram) {
            if (cursor == target_index) {
                gpu_.corrupt_vram_word(vram_dist(ram_reaper_rng_),
                    static_cast<u16>(ram_reaper_rng_() & 0xFFFFu));
                ++mutations;
                continue;
            }
            ++cursor;
        }
        if (target_spu) {
            if (cursor == target_index) {
                spu_.corrupt_ram_byte(spu_dist(ram_reaper_rng_),
                    static_cast<u8>(byte_dist(ram_reaper_rng_)));
                ++mutations;
                continue;
            }
        }
    }
    ram_reaper_total_mutations_.fetch_add(mutations, std::memory_order_acq_rel);
}

void System::apply_gpu_reaper_for_frame() {
    const GpuReaperConfig cfg = gpu_reaper_config();
    if (!cfg.enabled) {
        gpu_reaper_prev_enabled_ = false;
        gpu_reaper_rng_seeded_ = false;
        gpu_.set_reaper_pulse(0, 0, 0);
        return;
    }

    bool reseed = !gpu_reaper_rng_seeded_ || !gpu_reaper_prev_enabled_;
    if (cfg.use_custom_seed != gpu_reaper_prev_use_custom_seed_) {
        reseed = true;
    }
    if (cfg.use_custom_seed && (cfg.seed != gpu_reaper_prev_seed_)) {
        reseed = true;
    }

    if (reseed) {
        const u64 seed =
            cfg.use_custom_seed
                ? cfg.seed
                : ((static_cast<u64>(std::random_device{}()) << 32) ^
                   static_cast<u64>(std::random_device{}()));
        seed_mt19937(gpu_reaper_rng_, seed);
        gpu_reaper_last_seed_.store(seed, std::memory_order_release);
        gpu_reaper_rng_seeded_ = true;
    }

    gpu_reaper_prev_enabled_ = true;
    gpu_reaper_prev_use_custom_seed_ = cfg.use_custom_seed;
    gpu_reaper_prev_seed_ = cfg.seed;

    if (cfg.writes_per_frame == 0 || cfg.intensity_percent <= 0.0f) {
        return;
    }

    const u32 target_count = static_cast<u32>(cfg.affect_geometry ? 1u : 0u) +
        static_cast<u32>(cfg.affect_texture_state ? 1u : 0u) +
        static_cast<u32>(cfg.affect_display_state ? 1u : 0u);
    if (target_count == 0) {
        return;
    }

    const double desired_writes =
        static_cast<double>(cfg.writes_per_frame) *
        (static_cast<double>(cfg.intensity_percent) / 100.0);
    u32 writes_this_frame = static_cast<u32>(std::floor(desired_writes));
    const double frac = desired_writes - static_cast<double>(writes_this_frame);
    std::uniform_real_distribution<double> unit_dist(0.0, 1.0);
    if (unit_dist(gpu_reaper_rng_) < frac) {
        ++writes_this_frame;
    }
    if (writes_this_frame == 0) {
        return;
    }

    std::uniform_int_distribution<u32> pct_dist(0u, 99u);
    const u32 burst_chance = static_cast<u32>(cfg.intensity_percent * 0.40f);
    if (pct_dist(gpu_reaper_rng_) < burst_chance) {
        const u32 burst_cap = std::max<u32>(1u, writes_this_frame / 2u + 1u);
        std::uniform_int_distribution<u32> burst_dist(1u, burst_cap);
        writes_this_frame += burst_dist(gpu_reaper_rng_);
    }

    std::uniform_int_distribution<u32> target_dist(0u, target_count - 1u);
    u32 geometry_mutations = 0;
    u32 texture_mutations = 0;
    u64 mutations = 0;
    for (u32 i = 0; i < writes_this_frame; ++i) {
        const u32 target_index = target_dist(gpu_reaper_rng_);
        u32 cursor = 0;
        if (cfg.affect_geometry) {
            if (cursor == target_index) {
                ++geometry_mutations;
                ++mutations;
                continue;
            }
            ++cursor;
        }
        if (cfg.affect_texture_state) {
            if (cursor == target_index) {
                ++texture_mutations;
                ++mutations;
                continue;
            }
            ++cursor;
        }
        if (cfg.affect_display_state && cursor == target_index) {
            gpu_.corrupt_render_state(6u + (gpu_reaper_rng_() % 3u),
                gpu_reaper_rng_());
            ++mutations;
        }
    }
    gpu_.set_reaper_pulse(geometry_mutations, texture_mutations, gpu_reaper_rng_());
    gpu_reaper_total_mutations_.fetch_add(mutations, std::memory_order_acq_rel);
}

void System::apply_sound_reaper_for_frame() {
    const SoundReaperConfig cfg = sound_reaper_config();
    if (!cfg.enabled) {
        sound_reaper_prev_enabled_ = false;
        sound_reaper_rng_seeded_ = false;
        return;
    }

    bool reseed = !sound_reaper_rng_seeded_ || !sound_reaper_prev_enabled_;
    if (cfg.use_custom_seed != sound_reaper_prev_use_custom_seed_) {
        reseed = true;
    }
    if (cfg.use_custom_seed && (cfg.seed != sound_reaper_prev_seed_)) {
        reseed = true;
    }

    if (reseed) {
        const u64 seed =
            cfg.use_custom_seed
                ? cfg.seed
                : ((static_cast<u64>(std::random_device{}()) << 32) ^
                   static_cast<u64>(std::random_device{}()));
        seed_mt19937(sound_reaper_rng_, seed);
        sound_reaper_last_seed_.store(seed, std::memory_order_release);
        sound_reaper_rng_seeded_ = true;
    }

    sound_reaper_prev_enabled_ = true;
    sound_reaper_prev_use_custom_seed_ = cfg.use_custom_seed;
    sound_reaper_prev_seed_ = cfg.seed;

    if (cfg.writes_per_frame == 0 || cfg.intensity_percent <= 0.0f) {
        return;
    }

    const u32 target_count = static_cast<u32>(cfg.affect_pitch ? 1u : 0u) +
        static_cast<u32>(cfg.affect_envelope ? 1u : 0u) +
        static_cast<u32>(cfg.affect_reverb ? 1u : 0u) +
        static_cast<u32>(cfg.affect_mixer ? 1u : 0u);
    if (target_count == 0) {
        return;
    }

    const double desired_writes =
        static_cast<double>(cfg.writes_per_frame) *
        (static_cast<double>(cfg.intensity_percent) / 100.0);
    u32 writes_this_frame = static_cast<u32>(std::floor(desired_writes));
    const double frac = desired_writes - static_cast<double>(writes_this_frame);
    std::uniform_real_distribution<double> unit_dist(0.0, 1.0);
    if (unit_dist(sound_reaper_rng_) < frac) {
        ++writes_this_frame;
    }
    if (writes_this_frame == 0) {
        return;
    }

    std::uniform_int_distribution<u32> pct_dist(0u, 99u);
    const u32 burst_chance = static_cast<u32>(cfg.intensity_percent * 0.35f);
    if (pct_dist(sound_reaper_rng_) < burst_chance) {
        const u32 burst_cap = std::max<u32>(1u, writes_this_frame / 2u + 1u);
        std::uniform_int_distribution<u32> burst_dist(1u, burst_cap);
        writes_this_frame += burst_dist(sound_reaper_rng_);
    }

    std::uniform_int_distribution<u32> target_dist(0u, target_count - 1u);
    u64 mutations = 0;
    for (u32 i = 0; i < writes_this_frame; ++i) {
        const u32 target_index = target_dist(sound_reaper_rng_);
        u32 cursor = 0;
        if (cfg.affect_pitch) {
          if (cursor == target_index) {
            spu_.corrupt_runtime_state(sound_reaper_rng_() % 1u, sound_reaper_rng_());
            ++mutations;
            continue;
          }
          ++cursor;
        }
        if (cfg.affect_envelope) {
          if (cursor == target_index) {
            spu_.corrupt_runtime_state(1u + (sound_reaper_rng_() % 2u), sound_reaper_rng_());
            ++mutations;
            continue;
          }
          ++cursor;
        }
        if (cfg.affect_reverb) {
          if (cursor == target_index) {
            spu_.corrupt_runtime_state(3u + (sound_reaper_rng_() % 2u), sound_reaper_rng_());
            ++mutations;
            continue;
          }
          ++cursor;
        }
        if (cfg.affect_mixer && cursor == target_index) {
          spu_.corrupt_runtime_state(5u + (sound_reaper_rng_() % 3u), sound_reaper_rng_());
          ++mutations;
        }
    }
    sound_reaper_total_mutations_.fetch_add(mutations, std::memory_order_acq_rel);
}

void System::step() {
    cpu_.step();
    sync_spu_to_cpu();
}

void System::spu_dma_write(u32 val) {
    sync_spu_to_cpu();
    spu_.dma_write(val);
}

u32 System::spu_dma_read() {
    sync_spu_to_cpu();
    return spu_.dma_read();
}

// ── Memory Bus ─────────────────────────────────────────────────────
// The PS1 memory map translated to hardware component dispatches.

u8 System::read8(u32 addr) {
    static BusWarnLimiter unhandled_r8_io;
    static BusWarnLimiter unhandled_r8;
    u32 phys = psx::mask_address(addr);
    if (g_trace_bus && phys >= 0x1F801000 && phys < 0x1F803000) {
        static u64 bus_r8_count = 0;
        if (trace_should_log(bus_r8_count, g_trace_burst_bus, g_trace_stride_bus)) {
            LOG_DEBUG("BUS: R8  addr=0x%08X phys=0x%08X", addr, phys);
        }
    }

    // Main RAM (2MB) mirrored across the low 8MB physical window.
    if (phys < kMainRamMirrorWindow)
        return ram_.read8(phys & 0x1FFFFF);

    // BIOS
    if (phys >= psx::BIOS_BASE &&
        static_cast<u64>(phys) <
        (static_cast<u64>(psx::BIOS_BASE) + bios_.mapped_size()))
        return bios_.read8(phys - psx::BIOS_BASE);

    // Scratchpad (1 KiB mirrored within 0x1F800000-0x1F800FFF).
    if (phys >= 0x1F800000 && phys < 0x1F801000)
        return ram_.scratch_read8(phys - 0x1F800000);

    // I/O Ports
    if (phys >= 0x1F801000 && phys < 0x1F803000) {
        u32 io = phys - 0x1F801000;
        // Unused timer slot / peripheral gap (e.g. 1F801130h..13Fh): open bus.
        if (io >= 0x130 && io < 0x140) {
            return 0xFF;
        }
        // SIO (controller)
        if (io >= 0x040 && io < 0x050) {
            note_sio_io(phys);
            return sio_.read8(io - 0x040);
        }
        // DMA registers (byte access)
        if (io >= 0x080 && io < 0x100) {
            const u32 dma_off = (io - 0x080) & ~0x3u;
            const u32 word = dma_.read(dma_off);
            const u32 shift = (io & 0x3u) * 8u;
            return static_cast<u8>((word >> shift) & 0xFFu);
        }
        // CDROM
        if (io >= 0x800 && io < 0x804) {
            note_cdrom_io(phys);
            return cdrom_.read8(io - 0x800);
        }
        // MDEC
        if (io >= 0x820 && io < 0x828) {
            const u32 reg = (io & 0x4u) ? mdec_.read_status() : mdec_.read_data();
            const u32 shift = (io & 0x3u) * 8u;
            return static_cast<u8>((reg >> shift) & 0xFFu);
        }
        // Expansion 2
        if (phys == 0x1F802041)
            return post_reg_;
        if (phys >= 0x1F802000)
            return 0xFF;

        log_unhandled_bus_read(unhandled_r8_io, "read8", phys, true);
        return 0xFF;
    }

    // Expansion 1
    if (phys >= 0x1F000000 && phys < 0x1F800000)
        return 0xFF;
    // KSEG2/unused high virtual space: model as open bus.
    if (phys >= 0xC0000000u)
        return 0xFF;

    log_unhandled_bus_read(unhandled_r8, "read8", phys, false);
    return 0xFF;
}

u16 System::read16(u32 addr) {
    static BusWarnLimiter unhandled_r16_io;
    static BusWarnLimiter unhandled_r16;
    u32 phys = psx::mask_address(addr);
    if (g_trace_bus && phys >= 0x1F801000 && phys < 0x1F803000) {
        static u64 bus_r16_count = 0;
        if (trace_should_log(bus_r16_count, g_trace_burst_bus,
            g_trace_stride_bus)) {
            LOG_DEBUG("BUS: R16 addr=0x%08X phys=0x%08X", addr, phys);
        }
    }

    if (phys < kMainRamMirrorWindow)
        return ram_.read16(phys & 0x1FFFFF);
    if (phys >= psx::BIOS_BASE &&
        static_cast<u64>(phys) <
        (static_cast<u64>(psx::BIOS_BASE) + bios_.mapped_size()))
        return bios_.read16(phys - psx::BIOS_BASE);
    if (phys >= 0x1F800000 && phys < 0x1F801000)
        return ram_.scratch_read16(phys - 0x1F800000);

    if (phys >= 0x1F801000 && phys < 0x1F803000) {
        u32 io = phys - 0x1F801000;
        // Unused timer slot / peripheral gap (e.g. 1F801130h..13Fh): open bus.
        if (io >= 0x130 && io < 0x140) {
            return 0xFFFF;
        }
        // Interrupt controller
        if (io >= 0x070 && io < 0x078)
            return static_cast<u16>(irq_.read(io - 0x070));
        // DMA registers (halfword access)
        if (io >= 0x080 && io < 0x100) {
            const u32 dma_off = (io - 0x080) & ~0x3u;
            const u32 word = dma_.read(dma_off);
            const u32 shift = (io & 0x2u) * 8u;
            return static_cast<u16>((word >> shift) & 0xFFFFu);
        }
        // Timers
        if (io >= 0x100 && io < 0x130)
            return static_cast<u16>(timers_.read(io - 0x100));
        // SIO
        if (io >= 0x040 && io < 0x050) {
            note_sio_io(phys);
            return sio_.read16(io - 0x040);
        }
        // CDROM
        if (io >= 0x800 && io < 0x804) {
            note_cdrom_io(phys);
            u16 lo = cdrom_.read8(io - 0x800);
            u16 hi = cdrom_.read8(std::min<u32>(io - 0x800 + 1, 3));
            return lo | static_cast<u16>(hi << 8);
        }
        // MDEC
        if (io >= 0x820 && io < 0x828) {
            const u32 reg = (io & 0x4u) ? mdec_.read_status() : mdec_.read_data();
            const u32 shift = (io & 0x2u) ? 16u : 0u;
            return static_cast<u16>((reg >> shift) & 0xFFFFu);
        }
        // SPU
        if (io >= 0xC00 && io < 0x1000) {
            sync_spu_to_cpu();
            return spu_.read16(io - 0xC00);
        }

        log_unhandled_bus_read(unhandled_r16_io, "read16", phys, true);
        return 0xFFFF;
    }

    if (phys >= 0xC0000000u)
        return 0xFFFF;
    log_unhandled_bus_read(unhandled_r16, "read16", phys, false);
    return 0xFFFF;
}

u32 System::read32(u32 addr) {
    static BusWarnLimiter unhandled_r32_io;
    static BusWarnLimiter unhandled_r32;
    u32 phys = psx::mask_address(addr);
    if (g_trace_bus && phys >= 0x1F801000 && phys < 0x1F803000) {
        static u64 bus_r32_count = 0;
        if (trace_should_log(bus_r32_count, g_trace_burst_bus,
            g_trace_stride_bus)) {
            LOG_DEBUG("BUS: R32 addr=0x%08X phys=0x%08X", addr, phys);
        }
    }

    if (phys < kMainRamMirrorWindow)
        return ram_.read32(phys & 0x1FFFFF);
    if (phys >= psx::BIOS_BASE &&
        static_cast<u64>(phys) <
        (static_cast<u64>(psx::BIOS_BASE) + bios_.mapped_size()))
        return bios_.read32(phys - psx::BIOS_BASE);
    if (phys >= 0x1F800000 && phys < 0x1F801000)
        return ram_.scratch_read32(phys - 0x1F800000);

    if (phys >= 0x1F801000 && phys < 0x1F803000) {
        u32 io = phys - 0x1F801000;
        // Unused timer slot / peripheral gap (e.g. 1F801130h..13Fh): open bus.
        if (io >= 0x130 && io < 0x140) {
            return 0xFFFFFFFFu;
        }
        // Memory control
        if (io < 0x024)
            return mem_ctrl_[io / 4];
        // RAM size
        if (io == 0x060) {
            log_ram_size_access("read", ram_size_, cpu_.pc(), cpu_.reg(29),
                cpu_.reg(31));
            return ram_size_;
        }
        // Interrupt controller
        if (io >= 0x070 && io < 0x078)
            return irq_.read(io - 0x070);
        // DMA
        if (io >= 0x080 && io < 0x100)
            return dma_.read(io - 0x080);
        // Timers
        if (io >= 0x100 && io < 0x130)
            return timers_.read(io - 0x100);
        // SIO
        if (io >= 0x040 && io < 0x050) {
            note_sio_io(phys);
            return sio_.read32(io - 0x040);
        }
        // GPU
        if (io == 0x810)
            return gpu_.read_data();
        if (io == 0x814)
            return gpu_.read_stat();
        // CDROM
        if (io >= 0x800 && io < 0x804) {
            note_cdrom_io(phys);
            u32 b0 = cdrom_.read8(io - 0x800);
            u32 b1 = cdrom_.read8(std::min<u32>(io - 0x800 + 1, 3));
            u32 b2 = cdrom_.read8(std::min<u32>(io - 0x800 + 2, 3));
            u32 b3 = cdrom_.read8(std::min<u32>(io - 0x800 + 3, 3));
            return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
        }
        // MDEC
        if (io == 0x820) {
            return mdec_.read_data();
        }
        if (io == 0x824) {
            return mdec_.read_status();
        }
        // SPU
        if (io >= 0xC00 && io < 0x1000) {
            sync_spu_to_cpu();
            u16 lo = spu_.read16(io - 0xC00);
            u16 hi = spu_.read16(io - 0xC00 + 2);
            return lo | (static_cast<u32>(hi) << 16);
        }

        log_unhandled_bus_read(unhandled_r32_io, "read32", phys, true);
        return 0xFFFFFFFFu;
    }

    // Expansion 1
    if (phys >= 0x1F000000 && phys < 0x1F800000)
        return 0xFFFFFFFF;

    // KSEG2 (cache control)
    if (addr == 0xFFFE0130)
        return cache_ctrl_;
    if (phys >= 0xC0000000u)
        return 0xFFFFFFFFu;

    log_unhandled_bus_read(unhandled_r32, "read32", phys, false);
    return 0xFFFFFFFFu;
}

void System::push_mdec_command_byte(u8 value) {
    const u32 shift = (mdec_command_shadow_mask_ & 0x3u) * 8u;
    mdec_command_shadow_ |= static_cast<u32>(value) << shift;
    ++mdec_command_shadow_mask_;
    if (mdec_command_shadow_mask_ >= 4u) {
        mdec_.write_command(mdec_command_shadow_);
        mdec_command_shadow_ = 0;
        mdec_command_shadow_mask_ = 0;
    }
}

void System::push_mdec_command_halfword(u16 value) {
    push_mdec_command_byte(static_cast<u8>(value & 0xFFu));
    push_mdec_command_byte(static_cast<u8>((value >> 8) & 0xFFu));
}

void System::push_mdec_command_word(u32 value) {
    if (mdec_command_shadow_mask_ == 0u) {
        mdec_.write_command(value);
        return;
    }
    // Preserve FIFO ordering if the host mixed widths mid-stream.
    push_mdec_command_byte(static_cast<u8>(value & 0xFFu));
    push_mdec_command_byte(static_cast<u8>((value >> 8) & 0xFFu));
    push_mdec_command_byte(static_cast<u8>((value >> 16) & 0xFFu));
    push_mdec_command_byte(static_cast<u8>((value >> 24) & 0xFFu));
}

void System::write8(u32 addr, u8 val) {
    u32 phys = psx::mask_address(addr);
    if (g_trace_bus && phys >= 0x1F801000 && phys < 0x1F803000) {
        static u64 bus_w8_count = 0;
        if (trace_should_log(bus_w8_count, g_trace_burst_bus, g_trace_stride_bus)) {
            LOG_DEBUG("BUS: W8  addr=0x%08X phys=0x%08X val=0x%02X", addr, phys, val);
        }
    }

    if (phys < kMainRamMirrorWindow) {
        if (g_ram_watch_diagnostics) {
            maybe_log_ram_watch_write(phys, val, 1);
        }
        ram_.write8(phys & 0x1FFFFF, val);
        return;
    }
    if (phys >= 0x1F800000 && phys < 0x1F801000) {
        ram_.scratch_write8(phys - 0x1F800000, val);
        return;
    }

    if (phys >= 0x1F801000 && phys < 0x1F803000) {
        u32 io = phys - 0x1F801000;
        // Unused timer slot / peripheral gap (e.g. 1F801130h..13Fh): ignore writes.
        if (io >= 0x130 && io < 0x140) {
            return;
        }
        if (io >= 0x040 && io < 0x050) {
            note_sio_io(phys);
            sio_.write8(io - 0x040, val);
            return;
        }
        if (io >= 0x080 && io < 0x100) {
            const u32 dma_off = (io - 0x080) & ~0x3u;
            const u32 shift = (io & 0x3u) * 8u;
            const u32 mask = 0xFFu << shift;
            const u32 merged =
                (dma_.read(dma_off) & ~mask) | (static_cast<u32>(val) << shift);
            dma_.write(dma_off, merged);
            return;
        }
        if (io >= 0x800 && io < 0x804) {
            note_cdrom_io(phys);
            cdrom_.write8(io - 0x800, val);
            return;
        }
        if (io >= 0x820 && io < 0x828) {
            const u32 reg_base = (io & ~0x3u);
            if (reg_base == 0x820) {
                if (should_log_mdec_mmio()) {
                    LOG_INFO("BUS: MDEC W8 cmd io=0x%03X val=0x%02X", io, val);
                }
                push_mdec_command_byte(val);
            } else if (reg_base == 0x824) {
                if (should_log_mdec_mmio()) {
                    LOG_INFO("BUS: MDEC W8 ctl io=0x%03X val=0x%02X", io, val);
                }
                // Games can update the MDEC control register with partial writes.
                const u32 shift = (io & 0x3u) * 8u;
                const u32 mask = 0xFFu << shift;
                mdec_control_shadow_ =
                    (mdec_control_shadow_ & ~mask) | (static_cast<u32>(val) << shift);
                mdec_.write_control(mdec_control_shadow_);
                if ((mdec_control_shadow_ & 0x80000000u) != 0) {
                    mdec_control_shadow_ = 0;
                    mdec_command_shadow_ = 0;
                    mdec_command_shadow_mask_ = 0;
                }
            }
            return;
        }
        // Expansion 2 (POST register, etc.)
        if (phys == 0x1F802041) {
            post_reg_ = val;
            return;
        }
        if (phys >= 0x1F802000)
            return;
        LOG_WARN("BUS: Unhandled write8 at I/O 0x%08X = 0x%02X", phys, val);
        return;
    }

    if (phys >= 0x1F000000 && phys < 0x1F800000)
        return; // Expansion 1
    if (phys >= 0xC0000000u)
        return;

    LOG_WARN("BUS: Unhandled write8 at 0x%08X = 0x%02X", phys, val);
}

void System::write16(u32 addr, u16 val) {
    u32 phys = psx::mask_address(addr);
    if (g_trace_bus && phys >= 0x1F801000 && phys < 0x1F803000) {
        static u64 bus_w16_count = 0;
        if (trace_should_log(bus_w16_count, g_trace_burst_bus,
            g_trace_stride_bus)) {
            LOG_DEBUG("BUS: W16 addr=0x%08X phys=0x%08X val=0x%04X", addr, phys, val);
        }
    }

    if (phys < kMainRamMirrorWindow) {
        if (g_ram_watch_diagnostics) {
            maybe_log_ram_watch_write(phys, val, 2);
        }
        ram_.write16(phys & 0x1FFFFF, val);
        return;
    }
    if (phys >= 0x1F800000 && phys < 0x1F801000) {
        ram_.scratch_write16(phys - 0x1F800000, val);
        return;
    }

    if (phys >= 0x1F801000 && phys < 0x1F803000) {
        u32 io = phys - 0x1F801000;
        // Unused timer slot / peripheral gap (e.g. 1F801130h..13Fh): ignore writes.
        if (io >= 0x130 && io < 0x140) {
            return;
        }
        if (io >= 0x070 && io < 0x078) {
            irq_.write(io - 0x070, val);
            return;
        }
        if (io >= 0x080 && io < 0x100) {
            const u32 dma_off = (io - 0x080) & ~0x3u;
            const u32 shift = (io & 0x2u) * 8u;
            const u32 mask = 0xFFFFu << shift;
            const u32 merged =
                (dma_.read(dma_off) & ~mask) | (static_cast<u32>(val) << shift);
            dma_.write(dma_off, merged);
            return;
        }
        if (io >= 0x100 && io < 0x130) {
            timers_.write(io - 0x100, val);
            return;
        }
        if (io >= 0x040 && io < 0x050) {
            note_sio_io(phys);
            sio_.write16(io - 0x040, val);
            return;
        }
        if (io >= 0x800 && io < 0x804) {
            note_cdrom_io(phys);
            cdrom_.write8(io - 0x800, static_cast<u8>(val & 0xFF));
            cdrom_.write8(std::min<u32>(io - 0x800 + 1, 3),
                static_cast<u8>((val >> 8) & 0xFF));
            return;
        }
        if (io >= 0x820 && io < 0x828) {
            const u32 reg_base = (io & ~0x3u);
            if (reg_base == 0x820) {
                if (should_log_mdec_mmio()) {
                    LOG_INFO("BUS: MDEC W16 cmd io=0x%03X val=0x%04X", io, val);
                }
                push_mdec_command_halfword(val);
            } else if (reg_base == 0x824) {
                if (should_log_mdec_mmio()) {
                    LOG_INFO("BUS: MDEC W16 ctl io=0x%03X val=0x%04X", io, val);
                }
                const u32 shift = (io & 0x2u) * 8u;
                const u32 mask = 0xFFFFu << shift;
                mdec_control_shadow_ =
                    (mdec_control_shadow_ & ~mask) | (static_cast<u32>(val) << shift);
                mdec_.write_control(mdec_control_shadow_);
                if ((mdec_control_shadow_ & 0x80000000u) != 0) {
                    mdec_control_shadow_ = 0;
                    mdec_command_shadow_ = 0;
                    mdec_command_shadow_mask_ = 0;
                }
            }
            return;
        }
        if (io >= 0xC00 && io < 0x1000) {
            sync_spu_to_cpu();
            spu_.write16(io - 0xC00, val);
            return;
        }

        LOG_WARN("BUS: Unhandled write16 at I/O 0x%08X = 0x%04X", phys, val);
        return;
    }

    if (phys >= 0xC0000000u)
        return;
    LOG_WARN("BUS: Unhandled write16 at 0x%08X = 0x%04X", phys, val);
}

void System::write32(u32 addr, u32 val) {
    u32 phys = psx::mask_address(addr);
    if (g_trace_bus && phys >= 0x1F801000 && phys < 0x1F803000) {
        static u64 bus_w32_count = 0;
        if (trace_should_log(bus_w32_count, g_trace_burst_bus,
            g_trace_stride_bus)) {
            LOG_DEBUG("BUS: W32 addr=0x%08X phys=0x%08X val=0x%08X", addr, phys, val);
        }
    }

    if (phys < kMainRamMirrorWindow) {
        if (g_ram_watch_diagnostics) {
            maybe_log_ram_watch_write(phys, val, 4);
        }
        ram_.write32(phys & 0x1FFFFF, val);
        return;
    }
    if (phys >= 0x1F800000 && phys < 0x1F801000) {
        ram_.scratch_write32(phys - 0x1F800000, val);
        return;
    }

    if (phys >= 0x1F801000 && phys < 0x1F803000) {
        u32 io = phys - 0x1F801000;
        // Unused timer slot / peripheral gap (e.g. 1F801130h..13Fh): ignore writes.
        if (io >= 0x130 && io < 0x140) {
            return;
        }
        // Memory control
        if (io < 0x024) {
            mem_ctrl_[io / 4] = val;
            return;
        }
        // RAM size
        if (io == 0x060) {
            log_ram_size_access("write", val, cpu_.pc(), cpu_.reg(29),
                cpu_.reg(31));
            ram_size_ = val;
            return;
        }
        // Interrupt controller
        if (io >= 0x070 && io < 0x078) {
            irq_.write(io - 0x070, val);
            return;
        }
        // DMA
        if (io >= 0x080 && io < 0x100) {
            dma_.write(io - 0x080, val);
            return;
        }
        // Timers
        if (io >= 0x100 && io < 0x130) {
            timers_.write(io - 0x100, val);
            return;
        }
        // SIO
        if (io >= 0x040 && io < 0x050) {
            note_sio_io(phys);
            sio_.write32(io - 0x040, val);
            return;
        }
        // GPU
        if (io == 0x810) {
            gpu_.gp0(val);
            return;
        }
        if (io == 0x814) {
            gpu_.gp1(val);
            return;
        }
        // CDROM
        if (io >= 0x800 && io < 0x804) {
            note_cdrom_io(phys);
            cdrom_.write8(io - 0x800, static_cast<u8>(val & 0xFF));
            cdrom_.write8(std::min<u32>(io - 0x800 + 1, 3),
                static_cast<u8>((val >> 8) & 0xFF));
            cdrom_.write8(std::min<u32>(io - 0x800 + 2, 3),
                static_cast<u8>((val >> 16) & 0xFF));
            cdrom_.write8(std::min<u32>(io - 0x800 + 3, 3),
                static_cast<u8>((val >> 24) & 0xFF));
            return;
        }
        // MDEC
        if (io == 0x820) {
            if (should_log_mdec_mmio()) {
                LOG_INFO("BUS: MDEC W32 cmd val=0x%08X", val);
            }
            push_mdec_command_word(val);
            return;
        }
        if (io == 0x824) {
            if (should_log_mdec_mmio()) {
                LOG_INFO("BUS: MDEC W32 ctl val=0x%08X", val);
            }
            mdec_control_shadow_ = ((val & 0x80000000u) != 0) ? 0u : val;
            if ((val & 0x80000000u) != 0) {
                mdec_command_shadow_ = 0;
                mdec_command_shadow_mask_ = 0;
            }
            mdec_.write_control(val);
            return;
        }
        // SPU
        if (io >= 0xC00 && io < 0x1000) {
            sync_spu_to_cpu();
            spu_.write16(io - 0xC00, static_cast<u16>(val));
            spu_.write16(io - 0xC00 + 2, static_cast<u16>(val >> 16));
            return;
        }

        LOG_WARN("BUS: Unhandled write32 at I/O 0x%08X = 0x%08X", phys, val);
        return;
    }

    // Expansion 1
    if (phys >= 0x1F000000 && phys < 0x1F800000)
        return;

    // KSEG2 cache control
    if (addr == 0xFFFE0130) {
        cache_ctrl_ = val;
        return;
    }
    if (phys >= 0xC0000000u)
        return;

    LOG_WARN("BUS: Unhandled write32 at 0x%08X = 0x%08X", phys, val);
}
