m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1704557246
!i10b 1
!s100 Se?KJWjRXOg7Ad[Q_m>9d2
IV4@h;WISmXEZObD]0RVPm0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
w1704553066
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu.sv
L0 17
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1704557245.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd
Z8 tCvgOpt 0
valu_bcd_top
R1
!s110 1704557245
!i10b 1
!s100 nkUJPo<Bm]RB>hdj3i7R_1
Ic`^K<zBR>aj6g:2@=ViDb0
R3
!s105 alu_bcd_top_sv_unit
S1
R0
w1704550462
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top.sv|
!i113 1
R6
R7
R8
valu_bcd_top_tb
R1
R2
!i10b 1
!s100 aAh_MN15ACO9=1PTC>lbf3
IC40:zZST5lWhn@N]DSFBG3
R3
!s105 alu_bcd_top_tb_sv_unit
S1
R0
w1704557202
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv
L0 1
R4
r1
!s85 0
31
!s108 1704557246.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/top_alu_bcd/alu_bcd_top_tb.sv|
!i113 1
R6
R7
R8
