<profile>

<section name = "Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_s'" level="0">
<item name = "Date">Tue May 14 16:31:22 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Concat_HLS.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, -, -, ?, no</column>
<column name="- Loop 2">0, 1271, 41, -, -, 0 ~ 31, no</column>
<column name="- Loop 3">?, ?, 3, -, -, ?, no</column>
<column name="- Loop 4">0, 1271, 41, -, -, 0 ~ 31, no</column>
<column name="- VITIS_LOOP_19_1">?, ?, 3, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4689, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">16, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1148, -</column>
<column name="Register">-, -, 1937, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U5">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ram1_U">read_inputs_ap_uint_256_ap_int_8_32u_s_ram1_RAM_AUTO_1R1W, 8, 0, 0, 0, 32, 256, 1, 8192</column>
<column name="ram2_U">read_inputs_ap_uint_256_ap_int_8_32u_s_ram1_RAM_AUTO_1R1W, 8, 0, 0, 0, 32, 256, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_321_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln17_fu_493_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln19_fu_788_p2">+, 0, 0, 34, 27, 1</column>
<column name="empty_39_fu_392_p2">+, 0, 0, 34, 27, 1</column>
<column name="empty_41_fu_406_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_43_fu_432_p2">+, 0, 0, 12, 5, 1</column>
<column name="empty_44_fu_438_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_45_fu_452_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_46_fu_523_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_49_fu_552_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_53_fu_612_p2">+, 0, 0, 34, 27, 1</column>
<column name="empty_55_fu_644_p2">+, 0, 0, 12, 5, 1</column>
<column name="empty_56_fu_650_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_57_fu_664_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_58_fu_679_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_61_fu_684_p2">+, 0, 0, 12, 5, 5</column>
<column name="tmp1_fu_655_p2">+, 0, 0, 41, 34, 34</column>
<column name="tmp_fu_443_p2">+, 0, 0, 41, 34, 34</column>
<column name="sub_ln16_fu_366_p2">-, 0, 0, 40, 33, 33</column>
<column name="exitcond10_fu_607_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="exitcond11_fu_427_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="exitcond12_fu_387_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="exitcond9_fu_639_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln19_fu_783_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="empty_47_fu_539_p2">lshr, 0, 0, 950, 256, 256</column>
<column name="empty_59_fu_730_p2">lshr, 0, 0, 950, 256, 256</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="empty_50_fu_560_p2">shl, 0, 0, 96, 1, 32</column>
<column name="empty_51_fu_579_p2">shl, 0, 0, 950, 256, 256</column>
<column name="empty_62_fu_746_p2">shl, 0, 0, 96, 1, 32</column>
<column name="empty_63_fu_764_p2">shl, 0, 0, 950, 256, 256</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="COLS_c_blk_n">9, 2, 1, 2</column>
<column name="ROWS_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">893, 169, 1, 169</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="concat_data_blk_n_AR">9, 2, 1, 2</column>
<column name="concat_data_blk_n_R">9, 2, 1, 2</column>
<column name="data_out1_blk_n">9, 2, 1, 2</column>
<column name="data_out1_din">14, 3, 256, 768</column>
<column name="i_fu_136">9, 2, 27, 54</column>
<column name="loop_index4_fu_112">9, 2, 27, 54</column>
<column name="loop_index_fu_128">9, 2, 27, 54</column>
<column name="m_axi_concat_data_ARADDR">26, 5, 64, 320</column>
<column name="m_axi_concat_data_ARLEN">20, 4, 32, 128</column>
<column name="ram1_address0">20, 4, 5, 20</column>
<column name="ram1_d0">14, 3, 256, 768</column>
<column name="ram1_we0">14, 3, 32, 96</column>
<column name="ram2_address0">20, 4, 5, 20</column>
<column name="ram2_d0">14, 3, 256, 768</column>
<column name="ram2_we0">14, 3, 32, 96</column>
<column name="residual_loop_index7_fu_124">9, 2, 5, 10</column>
<column name="residual_loop_index_fu_132">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln16_reg_829">64, 0, 64, 0</column>
<column name="add_ln17_reg_938">64, 0, 64, 0</column>
<column name="ap_CS_fsm">168, 0, 168, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="concat_data_addr_1_read_reg_980">256, 0, 256, 0</column>
<column name="concat_data_addr_2_read_reg_954">256, 0, 256, 0</column>
<column name="concat_data_addr_3_read_reg_1022">256, 0, 256, 0</column>
<column name="concat_data_addr_read_reg_907">256, 0, 256, 0</column>
<column name="empty_40_reg_895">5, 0, 5, 0</column>
<column name="empty_41_reg_901">5, 0, 5, 0</column>
<column name="empty_58_reg_993">5, 0, 5, 0</column>
<column name="empty_61_reg_998">5, 0, 5, 0</column>
<column name="empty_reg_874">10, 0, 10, 0</column>
<column name="i_fu_136">27, 0, 27, 0</column>
<column name="loop_index4_cast_reg_880">27, 0, 64, 37</column>
<column name="loop_index4_fu_112">27, 0, 27, 0</column>
<column name="loop_index_cast_reg_965">27, 0, 64, 37</column>
<column name="loop_index_fu_128">27, 0, 27, 0</column>
<column name="mul_ln13_reg_811">32, 0, 32, 0</column>
<column name="p_cast1_reg_988">59, 0, 59, 0</column>
<column name="p_cast3_reg_943">59, 0, 59, 0</column>
<column name="p_cast5_reg_921">59, 0, 59, 0</column>
<column name="p_cast_reg_841">59, 0, 59, 0</column>
<column name="ram_depth_reg_816">27, 0, 27, 0</column>
<column name="residual_loop_index7_fu_124">5, 0, 5, 0</column>
<column name="residual_loop_index7_load_reg_912">5, 0, 5, 0</column>
<column name="residual_loop_index_fu_132">5, 0, 5, 0</column>
<column name="sub_ln16_cast10_reg_868">34, 0, 34, 0</column>
<column name="sub_ln16_reg_863">33, 0, 33, 0</column>
<column name="tmp_3_reg_926">5, 0, 5, 0</column>
<column name="tmp_6_reg_1004">5, 0, 5, 0</column>
<column name="trunc_ln16_1_reg_834">5, 0, 5, 0</column>
<column name="trunc_ln16_reg_824">5, 0, 5, 0</column>
<column name="zext_ln13_reg_846">27, 0, 32, 5</column>
<column name="zext_ln19_reg_1027">27, 0, 64, 37</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_inputs&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="m_axi_concat_data_AWVALID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWREADY">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWADDR">out, 64, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWLEN">out, 32, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWSIZE">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWBURST">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWLOCK">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWCACHE">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWPROT">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWQOS">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWREGION">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_AWUSER">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WVALID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WREADY">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WDATA">out, 256, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WSTRB">out, 32, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WLAST">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_WUSER">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARVALID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARREADY">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARADDR">out, 64, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARID">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARLEN">out, 32, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARSIZE">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARBURST">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARLOCK">out, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARCACHE">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARPROT">out, 3, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARQOS">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARREGION">out, 4, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_ARUSER">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RVALID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RREADY">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RDATA">in, 256, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RLAST">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RFIFONUM">in, 9, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RUSER">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_RRESP">in, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BVALID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BREADY">out, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BRESP">in, 2, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BID">in, 1, m_axi, concat_data, pointer</column>
<column name="m_axi_concat_data_BUSER">in, 1, m_axi, concat_data, pointer</column>
<column name="inputs">in, 64, ap_none, inputs, scalar</column>
<column name="data_out1_din">out, 256, ap_fifo, data_out1, pointer</column>
<column name="data_out1_num_data_valid">in, 8, ap_fifo, data_out1, pointer</column>
<column name="data_out1_fifo_cap">in, 8, ap_fifo, data_out1, pointer</column>
<column name="data_out1_full_n">in, 1, ap_fifo, data_out1, pointer</column>
<column name="data_out1_write">out, 1, ap_fifo, data_out1, pointer</column>
<column name="input_data_addr1">in, 32, ap_none, input_data_addr1, scalar</column>
<column name="input_data_addr2">in, 32, ap_none, input_data_addr2, scalar</column>
<column name="ROWS">in, 32, ap_none, ROWS, scalar</column>
<column name="COLS">in, 32, ap_none, COLS, scalar</column>
<column name="ROWS_c_din">out, 32, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_num_data_valid">in, 2, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_fifo_cap">in, 2, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_full_n">in, 1, ap_fifo, ROWS_c, pointer</column>
<column name="ROWS_c_write">out, 1, ap_fifo, ROWS_c, pointer</column>
<column name="COLS_c_din">out, 32, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_num_data_valid">in, 2, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_fifo_cap">in, 2, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_full_n">in, 1, ap_fifo, COLS_c, pointer</column>
<column name="COLS_c_write">out, 1, ap_fifo, COLS_c, pointer</column>
</table>
</item>
</section>
</profile>
