FPGA_DIR := ../../../fpga/tiny/frac_k6_N2_mem8K_8x8
COMPILER := iverilog

include ../Makefile.in
