<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.12.15.22:50:36"
 outputDirectory="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CGX150DF31C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="altpll_sdram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="150000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="altpll_sdram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="button_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="button_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="chip_sel" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="chip_sel_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="flash_ssram_tri_state_bridge_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="flash_ssram_tri_state_bridge_out_ssram1_cs_n"
       direction="output"
       role="ssram1_cs_n"
       width="1" />
   <port
       name="flash_ssram_tri_state_bridge_out_ssram_adsc_n"
       direction="output"
       role="ssram_adsc_n"
       width="1" />
   <port
       name="flash_ssram_tri_state_bridge_out_ssram_we_n"
       direction="output"
       role="ssram_we_n"
       width="1" />
   <port
       name="flash_ssram_tri_state_bridge_out_ssram_oe_n"
       direction="output"
       role="ssram_oe_n"
       width="1" />
   <port
       name="flash_ssram_tri_state_bridge_out_fs_data"
       direction="bidir"
       role="fs_data"
       width="32" />
   <port
       name="flash_ssram_tri_state_bridge_out_ssram_be_n"
       direction="output"
       role="ssram_be_n"
       width="4" />
   <port
       name="flash_ssram_tri_state_bridge_out_ssram0_cs_n"
       direction="output"
       role="ssram0_cs_n"
       width="1" />
   <port
       name="flash_ssram_tri_state_bridge_out_fs_addr"
       direction="output"
       role="fs_addr"
       width="22" />
  </interface>
  <interface name="height_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="height_external_connection_export"
       direction="input"
       role="export"
       width="32" />
  </interface>
  <interface name="led_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="led_external_connection_export"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="mem_master_control" kind="conduit" start="0">
   <property name="associatedClock" value="pcie_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="mem_master_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="mem_master_control_read_base"
       direction="input"
       role="read_base"
       width="32" />
   <port
       name="mem_master_control_read_length"
       direction="input"
       role="read_length"
       width="32" />
   <port name="mem_master_control_go" direction="input" role="go" width="1" />
   <port
       name="mem_master_control_done"
       direction="output"
       role="done"
       width="1" />
   <port
       name="mem_master_control_early_done"
       direction="output"
       role="early_done"
       width="1" />
  </interface>
  <interface name="mem_master_user" kind="conduit" start="0">
   <property name="associatedClock" value="pcie_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="mem_master_user_read_buffer"
       direction="input"
       role="read_buffer"
       width="1" />
   <port
       name="mem_master_user_buffer_output_data"
       direction="output"
       role="buffer_output_data"
       width="32" />
   <port
       name="mem_master_user_data_available"
       direction="output"
       role="data_available"
       width="1" />
  </interface>
  <interface name="pcie_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="125000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pcie_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pcie_ip_clocks_sim" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_clocks_sim_clk250_export"
       direction="output"
       role="clk250_export"
       width="1" />
   <port
       name="pcie_ip_clocks_sim_clk500_export"
       direction="output"
       role="clk500_export"
       width="1" />
   <port
       name="pcie_ip_clocks_sim_clk125_export"
       direction="output"
       role="clk125_export"
       width="1" />
  </interface>
  <interface name="pcie_ip_pcie_rstn" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_pcie_rstn_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_ip_pipe_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_pipe_ext_pipe_mode"
       direction="input"
       role="pipe_mode"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_phystatus_ext"
       direction="input"
       role="phystatus_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rate_ext"
       direction="output"
       role="rate_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_powerdown_ext"
       direction="output"
       role="powerdown_ext"
       width="2" />
   <port
       name="pcie_ip_pipe_ext_txdetectrx_ext"
       direction="output"
       role="txdetectrx_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxelecidle0_ext"
       direction="input"
       role="rxelecidle0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxdata0_ext"
       direction="input"
       role="rxdata0_ext"
       width="8" />
   <port
       name="pcie_ip_pipe_ext_rxstatus0_ext"
       direction="input"
       role="rxstatus0_ext"
       width="3" />
   <port
       name="pcie_ip_pipe_ext_rxvalid0_ext"
       direction="input"
       role="rxvalid0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxdatak0_ext"
       direction="input"
       role="rxdatak0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txdata0_ext"
       direction="output"
       role="txdata0_ext"
       width="8" />
   <port
       name="pcie_ip_pipe_ext_txdatak0_ext"
       direction="output"
       role="txdatak0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxpolarity0_ext"
       direction="output"
       role="rxpolarity0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txcompl0_ext"
       direction="output"
       role="txcompl0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txelecidle0_ext"
       direction="output"
       role="txelecidle0_ext"
       width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_busy_busy_altgxb_reconfig"
       direction="input"
       role="busy_altgxb_reconfig"
       width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_fromgxb_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_fromgxb_0_data"
       direction="output"
       role="data"
       width="5" />
  </interface>
  <interface name="pcie_ip_reconfig_togxb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_togxb_data"
       direction="input"
       role="data"
       width="4" />
  </interface>
  <interface name="pcie_ip_refclk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_refclk_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_ip_rx_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_rx_in_rx_datain_0"
       direction="input"
       role="rx_datain_0"
       width="1" />
  </interface>
  <interface name="pcie_ip_test_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_test_in_test_in"
       direction="input"
       role="test_in"
       width="40" />
  </interface>
  <interface name="pcie_ip_tx_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_tx_out_tx_dataout_0"
       direction="output"
       role="tx_dataout_0"
       width="1" />
  </interface>
  <interface name="pcie_rst_n" kind="reset" start="1">
   <property name="associatedClock" value="pcie_clk" />
   <property name="associatedDirectReset" value="reset" />
   <property name="associatedResetSinks" value="reset" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="pcie_rst_n_reset_n" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="pio_size_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_size_external_connection_export"
       direction="output"
       role="export"
       width="32" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="32" />
   <port name="sdram_dqm" direction="output" role="dqm" width="4" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="width_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="width_external_connection_export"
       direction="input"
       role="export"
       width="32" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="de2i_150_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1450190970,AUTO_UNIQUE_ID=(altpll:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=-1852,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=3,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT -1852 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 150.00000000 PT#OUTPUT_FREQ0 150.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 -100.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 150.000000 PT#EFF_OUTPUT_FREQ_VALUE0 150.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1450035915937755.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV GX,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(clock_source:15.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=ANY,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(master_template:1.0:ADDRESS_WIDTH=32,AUTO_CLOCK_RESET_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,BURST_CAPABLE=1,BURST_COUNT_WIDTH=8,DATA_WIDTH=32,FIFO_DEPTH=256,FIFO_DEPTH_LOG2=8,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=128,MEMORY_BASED_FIFO=1)(altera_avalon_onchip_memory2:15.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de2i_150_qsys_onchip_memory,blockType=AUTO,copyInitFile=false,dataWidth=64,derived_gui_ram_block_type=Automatic,derived_init_file_name=de2i_150_qsys_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_data_width=64,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_memory,instanceID=NONE,memorySize=131072,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_pcie_hard_ip:15.1:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=2,AUTO_CAL_BLK_CLK_CLOCK_RATE=50000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=28,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=28,SLAVE_ADDRESS_MAP_2=15,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=28,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:15.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=28,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=28,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:15.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:15.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:15.1:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:15.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:15.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both,USE_RESET_REQUEST=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_sgdma:15.1:actualDataTransferFIFODepth=32,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=8,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=3,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=64,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=8,transferMode=MEMORY_TO_MEMORY,writeBurstcountWidth=4)(altera_avalon_new_sdram_controller:15.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=150000000,columnWidth=10,componentName=de2i_150_qsys_sram0,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,2,4194304,32,2,32,1,1,SIM_DIR,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=4,TCM_DATA_HOLD=0,TCM_DATA_W=32,TCM_MAX_PENDING_READ_TRANSACTIONS=5,TCM_READLATENCY=4,TCM_READ_WAIT=0,TCM_SETUP_WAIT=0,TCM_SYMBOLS_PER_WORD=4,TCM_TIMING_UNITS=1,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=4,READLATENCY_CYCLES=4,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=1,ZERO_WRITE_DELAY=1)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=4,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,AV_ADDRESS_W=22,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=0,AV_READ_LATENCY=4,AV_READ_WAIT=0,AV_SETUP_WAIT=0,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,2,4194304,32,2,32,1,1,SIM_DIR,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=4,TCM_DATA_HOLD=0,TCM_DATA_W=32,TCM_MAX_PENDING_READ_TRANSACTIONS=5,TCM_READLATENCY=4,TCM_READ_WAIT=0,TCM_SETUP_WAIT=0,TCM_SYMBOLS_PER_WORD=4,TCM_TIMING_UNITS=1,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=4,READLATENCY_CYCLES=4,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=1,ZERO_WRITE_DELAY=1)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=4,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,AV_ADDRESS_W=22,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=0,AV_READ_LATENCY=4,AV_READ_WAIT=0,AV_SETUP_WAIT=0,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_tristate_conduit_bridge:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram1_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram1_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_data&quot; output_enable_name=&quot;fs_data_outen&quot; input_name=&quot;fs_data_in&quot; /&gt;&lt;pin role=&quot;ssram0_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram0_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:15.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_CLOCK_RATE=125000000,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,NUM_INTERFACES=2,REALTIME_MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,,,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;../ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,NUM_INTERFACES=2,REALTIME_MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,,,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,NUM_REQUESTERS=2,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=ANY,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0050,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0060,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00400000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00800000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x4040,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00400000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00800000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00400000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00800000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(interrupt:15.1:irqNumber=2)(interrupt:15.1:irqNumber=1)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(tristate_conduit:15.1:)(tristate_conduit:15.1:)(tristate_conduit:15.1:)"
   instancePathKey="de2i_150_qsys"
   kind="de2i_150_qsys"
   version="1.0"
   name="de2i_150_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1450190970" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/de2i_150_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_0.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_chip_sel.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_height.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pio_size.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sram0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_ssram0.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_masters_hw.tcl" />
   <file path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_master.v" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_write_master.v" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_read_master.v" />
   <file path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/write_master.v" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/latency_aware_read_master.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:de2i_150_qsys "de2i_150_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>32</b> modules, <b>126</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_master.avalon_master and mem_master_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip.bar1_0 and pcie_ip_bar1_0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.m_read and sgdma_m_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.m_write and sgdma_m_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.descriptor_read and sgdma_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.descriptor_write and sgdma_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory_s1_translator.avalon_anti_slave_0 and onchip_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram0_s1_translator.avalon_anti_slave_0 and sram0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip_txs_translator.avalon_anti_slave_0 and pcie_ip.txs</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ssram0_uas_translator.avalon_anti_slave_0 and ssram0.uas</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ssram1_uas_translator.avalon_anti_slave_0 and ssram1.uas</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_s1_translator.avalon_anti_slave_0 and led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces button_s1_translator.avalon_anti_slave_0 and button.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_size_s1_translator.avalon_anti_slave_0 and pio_size.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces chip_sel_s1_translator.avalon_anti_slave_0 and chip_sel.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces width_s1_translator.avalon_anti_slave_0 and width.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces height_s1_translator.avalon_anti_slave_0 and height.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>66</b> modules, <b>335</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>83</b> modules, <b>401</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>86</b> modules, <b>415</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>96</b> modules, <b>455</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>129</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>165</b> modules, <b>685</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.src and cmd_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between sgdma_m_read_to_sram0_s1_cmd_width_adapter.src and cmd_mux_001.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between sgdma_m_write_to_sram0_s1_cmd_width_adapter.src and cmd_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src and rsp_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between sram0_s1_to_sgdma_m_read_rsp_width_adapter.src and rsp_mux_002.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between sram0_s1_to_sgdma_m_write_rsp_width_adapter.src and rsp_mux_003.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>173</b> modules, <b>739</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>173</b> modules, <b>742</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>178</b> modules, <b>925</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip.bar2 and pcie_ip_bar2_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip_cra_translator.avalon_anti_slave_0 and pcie_ip.cra</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_csr_translator.avalon_anti_slave_0 and sgdma.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>12</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>15</b> modules, <b>57</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>16</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>18</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>23</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>27</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>27</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>30</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>91</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>21</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>22</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>27</b> modules, <b>101</b> connections]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altpll</b> "<b>submodules/de2i_150_qsys_altpll_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_button</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_chip_sel</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_height</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_led</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/de2i_150_qsys_onchip_memory</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_pcie_hard_ip</b> "<b>submodules/de2i_150_qsys_pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_pio_size</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/de2i_150_qsys_sgdma</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/de2i_150_qsys_sram0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/de2i_150_qsys_ssram0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/de2i_150_qsys_ssram0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/de2i_150_qsys_tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_height</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/de2i_150_qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 22 starting:altpll "submodules/de2i_150_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0007_sopcgen/de2i_150_qsys_altpll_0.v --source=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0007_sopcgen/de2i_150_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.078s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_pio "submodules/de2i_150_qsys_button"</message>
   <message level="Info" culprit="button">Starting RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_button --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0009_button_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0009_button_gen//de2i_150_qsys_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button">Done RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>button</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 20 starting:altera_avalon_pio "submodules/de2i_150_qsys_chip_sel"</message>
   <message level="Info" culprit="chip_sel">Starting RTL generation for module 'de2i_150_qsys_chip_sel'</message>
   <message level="Info" culprit="chip_sel">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_chip_sel --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0010_chip_sel_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0010_chip_sel_gen//de2i_150_qsys_chip_sel_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="chip_sel">Done RTL generation for module 'de2i_150_qsys_chip_sel'</message>
   <message level="Info" culprit="chip_sel"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>chip_sel</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_avalon_pio "submodules/de2i_150_qsys_height"</message>
   <message level="Info" culprit="height">Starting RTL generation for module 'de2i_150_qsys_height'</message>
   <message level="Info" culprit="height">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_height --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0011_height_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0011_height_gen//de2i_150_qsys_height_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="height">Done RTL generation for module 'de2i_150_qsys_height'</message>
   <message level="Info" culprit="height"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>height</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_avalon_pio "submodules/de2i_150_qsys_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_led --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0012_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0012_led_gen//de2i_150_qsys_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_write_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_read_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/write_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/latency_aware_read_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.110s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_sh.exe -t C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0013_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=Z:\Verilog\PCIE_Fundamental\ip\Master_Template\custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0013_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=custom_master "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=MASTER_DIRECTION=D\"0\";DATA_WIDTH=D\"32\";ADDRESS_WIDTH=D\"32\";BURST_CAPABLE=D\"1\";MAXIMUM_BURST_COUNT=D\"128\";BURST_COUNT_WIDTH=D\"8\";FIFO_DEPTH=D\"256\";FIFO_DEPTH_LOG2=D\"8\";MEMORY_BASED_FIFO=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.111s</message>
   <message level="Debug">Command took 4.859s</message>
   <message level="Info" culprit="mem_master"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>master_template</b> "<b>mem_master</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_avalon_onchip_memory2 "submodules/de2i_150_qsys_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_onchip_memory --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0014_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0014_onchip_memory_gen//de2i_150_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 15 starting:altera_pcie_hard_ip "submodules/de2i_150_qsys_pcie_ip"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i_150_qsys_pcie_ip_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_ip"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 204 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 203 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0022_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0022_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0023_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.001s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 202 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 201 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 208 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_avalon_pio "submodules/de2i_150_qsys_pio_size"</message>
   <message level="Info" culprit="pio_size">Starting RTL generation for module 'de2i_150_qsys_pio_size'</message>
   <message level="Info" culprit="pio_size">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_pio_size --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0015_pio_size_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0015_pio_size_gen//de2i_150_qsys_pio_size_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_size">Done RTL generation for module 'de2i_150_qsys_pio_size'</message>
   <message level="Info" culprit="pio_size"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_size</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_avalon_sgdma "submodules/de2i_150_qsys_sgdma"</message>
   <message level="Info" culprit="sgdma">Starting RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=de2i_150_qsys_sgdma --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0016_sgdma_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0016_sgdma_gen//de2i_150_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma">Done RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:altera_avalon_new_sdram_controller "submodules/de2i_150_qsys_sram0"</message>
   <message level="Info" culprit="sram0">Starting RTL generation for module 'de2i_150_qsys_sram0'</message>
   <message level="Info" culprit="sram0">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sram0 --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0017_sram0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0017_sram0_gen//de2i_150_qsys_sram0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sram0">Done RTL generation for module 'de2i_150_qsys_sram0'</message>
   <message level="Info" culprit="sram0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sram0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_generic_tristate_controller "submodules/de2i_150_qsys_ssram0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ssram0"><![CDATA["<b>ssram0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="ssram0"><![CDATA["<b>ssram0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ssram0"><![CDATA["<b>ssram0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="ssram0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>ssram0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 199 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 197 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:altera_tristate_conduit_bridge "submodules/de2i_150_qsys_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_tristate_conduit_pin_sharer "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 196 starting:altera_tristate_conduit_pin_sharer_core "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 195 starting:altera_merlin_std_arbitrator "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.078s/0.109s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.036s/0.062s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.020s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.031s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.020s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>174</b> modules, <b>585</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 194 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mem_master_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mem_master_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 177 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mem_master_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mem_master_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 171 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 170 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 144 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 143 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 140 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 138 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 137 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 136 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 135 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mem_master_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mem_master_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 114 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 113 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 112 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 111 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 108 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 107 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 105 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 103 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 97 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 96 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 94 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 86 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 85 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 84 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 82 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 44 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 184 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.020s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.026s/0.048s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>87</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 194 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mem_master_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mem_master_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 177 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mem_master_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mem_master_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 171 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 170 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mem_master_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mem_master_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 10 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 8 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 209 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 208 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=-1852,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=3,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT -1852 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 150.00000000 PT#OUTPUT_FREQ0 150.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 -100.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 150.000000 PT#EFF_OUTPUT_FREQ_VALUE0 150.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1450035915937755.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV GX,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="de2i_150_qsys:.:altpll_0"
   kind="altpll"
   version="15.1"
   name="de2i_150_qsys_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="-1852" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 150.00000000 PT#OUTPUT_FREQ0 150.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 -100.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 150.000000 PT#EFF_OUTPUT_FREQ_VALUE0 150.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1450035915937755.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="3" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="3" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT -1852 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 22 starting:altpll "submodules/de2i_150_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0007_sopcgen/de2i_150_qsys_altpll_0.v --source=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0007_sopcgen/de2i_150_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.078s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="de2i_150_qsys:.:button"
   kind="altera_avalon_pio"
   version="15.1"
   name="de2i_150_qsys_button">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="button" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_pio "submodules/de2i_150_qsys_button"</message>
   <message level="Info" culprit="button">Starting RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_button --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0009_button_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0009_button_gen//de2i_150_qsys_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button">Done RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>button</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="de2i_150_qsys:.:chip_sel"
   kind="altera_avalon_pio"
   version="15.1"
   name="de2i_150_qsys_chip_sel">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_chip_sel.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="chip_sel" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 20 starting:altera_avalon_pio "submodules/de2i_150_qsys_chip_sel"</message>
   <message level="Info" culprit="chip_sel">Starting RTL generation for module 'de2i_150_qsys_chip_sel'</message>
   <message level="Info" culprit="chip_sel">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_chip_sel --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0010_chip_sel_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0010_chip_sel_gen//de2i_150_qsys_chip_sel_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="chip_sel">Done RTL generation for module 'de2i_150_qsys_chip_sel'</message>
   <message level="Info" culprit="chip_sel"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>chip_sel</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=ANY,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="de2i_150_qsys:.:height"
   kind="altera_avalon_pio"
   version="15.1"
   name="de2i_150_qsys_height">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_height.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="height,width" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_avalon_pio "submodules/de2i_150_qsys_height"</message>
   <message level="Info" culprit="height">Starting RTL generation for module 'de2i_150_qsys_height'</message>
   <message level="Info" culprit="height">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_height --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0011_height_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0011_height_gen//de2i_150_qsys_height_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="height">Done RTL generation for module 'de2i_150_qsys_height'</message>
   <message level="Info" culprit="height"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>height</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="de2i_150_qsys:.:led"
   kind="altera_avalon_pio"
   version="15.1"
   name="de2i_150_qsys_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="led" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_avalon_pio "submodules/de2i_150_qsys_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_led --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0012_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0012_led_gen//de2i_150_qsys_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="master_template:1.0:ADDRESS_WIDTH=32,AUTO_CLOCK_RESET_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,BURST_CAPABLE=1,BURST_COUNT_WIDTH=8,DATA_WIDTH=32,FIFO_DEPTH=256,FIFO_DEPTH_LOG2=8,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=128,MEMORY_BASED_FIFO=1"
   instancePathKey="de2i_150_qsys:.:mem_master"
   kind="master_template"
   version="1.0"
   name="custom_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="125000000" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_masters_hw.tcl" />
   <file path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_master.v" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_write_master.v" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_read_master.v" />
   <file path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/write_master.v" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/ip/Master_Template/latency_aware_read_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="mem_master" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_write_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/burst_read_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/write_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/latency_aware_read_master.v --source=Z:/Verilog/PCIE_Fundamental/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.110s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_sh.exe -t C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0013_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=Z:\Verilog\PCIE_Fundamental\ip\Master_Template\custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0013_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=custom_master "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=MASTER_DIRECTION=D\"0\";DATA_WIDTH=D\"32\";ADDRESS_WIDTH=D\"32\";BURST_CAPABLE=D\"1\";MAXIMUM_BURST_COUNT=D\"128\";BURST_COUNT_WIDTH=D\"8\";FIFO_DEPTH=D\"256\";FIFO_DEPTH_LOG2=D\"8\";MEMORY_BASED_FIFO=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.111s</message>
   <message level="Debug">Command took 4.859s</message>
   <message level="Info" culprit="mem_master"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>master_template</b> "<b>mem_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de2i_150_qsys_onchip_memory,blockType=AUTO,copyInitFile=false,dataWidth=64,derived_gui_ram_block_type=Automatic,derived_init_file_name=de2i_150_qsys_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_data_width=64,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_memory,instanceID=NONE,memorySize=131072,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="de2i_150_qsys:.:onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="15.1"
   name="de2i_150_qsys_onchip_memory">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="de2i_150_qsys_onchip_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="dataWidth" value="64" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="14" />
  <parameter name="derived_init_file_name" value="de2i_150_qsys_onchip_memory.hex" />
  <parameter name="initializationFileName" value="onchip_memory" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="64" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="131072" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="onchip_memory" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_avalon_onchip_memory2 "submodules/de2i_150_qsys_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_onchip_memory --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0014_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0014_onchip_memory_gen//de2i_150_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_hard_ip:15.1:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=2,AUTO_CAL_BLK_CLK_CLOCK_RATE=50000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=28,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=28,SLAVE_ADDRESS_MAP_2=15,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=28,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:15.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=28,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=28,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:15.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:15.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:15.1:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:15.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:15.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both,USE_RESET_REQUEST=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="de2i_150_qsys:.:pcie_ip"
   kind="altera_pcie_hard_ip"
   version="15.1"
   name="de2i_150_qsys_pcie_ip">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="device_id" value="57345" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="under_test" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="28" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="bar0_size_mask" value="28" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="bar0_prefetchable" value="true" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="15" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="BAR Size" value="28,0,15,0,0,0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="bar0_64bit_mem_space" value="true" />
  <parameter name="class_code" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter
     name="BAR Type"
     value="64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="bar2_size_mask" value="15" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="cyclone4" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="link_width" value="1" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="bar1_64bit_mem_space" value="true" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="2" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="BAR" value="0,1 - Occupied,2,3,4,5" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="dll_active_report_support" value="false" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="pcie_ip" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 15 starting:altera_pcie_hard_ip "submodules/de2i_150_qsys_pcie_ip"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i_150_qsys_pcie_ip_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_ip"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 204 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 203 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0022_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0022_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0023_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.001s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 202 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 201 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 208 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="de2i_150_qsys:.:pio_size"
   kind="altera_avalon_pio"
   version="15.1"
   name="de2i_150_qsys_pio_size">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pio_size.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="pio_size" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_avalon_pio "submodules/de2i_150_qsys_pio_size"</message>
   <message level="Info" culprit="pio_size">Starting RTL generation for module 'de2i_150_qsys_pio_size'</message>
   <message level="Info" culprit="pio_size">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_pio_size --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0015_pio_size_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0015_pio_size_gen//de2i_150_qsys_pio_size_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_size">Done RTL generation for module 'de2i_150_qsys_pio_size'</message>
   <message level="Info" culprit="pio_size"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_size</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sgdma:15.1:actualDataTransferFIFODepth=32,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=8,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=3,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=64,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=8,transferMode=MEMORY_TO_MEMORY,writeBurstcountWidth=4"
   instancePathKey="de2i_150_qsys:.:sgdma"
   kind="altera_avalon_sgdma"
   version="15.1"
   name="de2i_150_qsys_sgdma">
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
  <parameter name="actualDataTransferFIFODepth" value="32" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="byteEnableWidth" value="8" />
  <parameter name="readBlockDataWidth" value="64" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="emptyWidth" value="3" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="hasReadBlock" value="true" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="transferMode" value="MEMORY_TO_MEMORY" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="addressWidth" value="32" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="hasWriteBlock" value="true" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="commandFIFODataWidth" value="104" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="sgdma" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_avalon_sgdma "submodules/de2i_150_qsys_sgdma"</message>
   <message level="Info" culprit="sgdma">Starting RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=de2i_150_qsys_sgdma --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0016_sgdma_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0016_sgdma_gen//de2i_150_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma">Done RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:15.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=150000000,columnWidth=10,componentName=de2i_150_qsys_sram0,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="de2i_150_qsys:.:sram0"
   kind="altera_avalon_new_sdram_controller"
   version="15.1"
   name="de2i_150_qsys_sram0">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="150000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="de2i_150_qsys_sram0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sram0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="sram0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:altera_avalon_new_sdram_controller "submodules/de2i_150_qsys_sram0"</message>
   <message level="Info" culprit="sram0">Starting RTL generation for module 'de2i_150_qsys_sram0'</message>
   <message level="Info" culprit="sram0">  Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sram0 --dir=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0017_sram0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0017_sram0_gen//de2i_150_qsys_sram0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sram0">Done RTL generation for module 'de2i_150_qsys_sram0'</message>
   <message level="Info" culprit="sram0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sram0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,2,4194304,32,2,32,1,1,SIM_DIR,TCM_ADDRESS_W=22,TCM_BYTEENABLE_W=4,TCM_DATA_HOLD=0,TCM_DATA_W=32,TCM_MAX_PENDING_READ_TRANSACTIONS=5,TCM_READLATENCY=4,TCM_READ_WAIT=0,TCM_SETUP_WAIT=0,TCM_SYMBOLS_PER_WORD=4,TCM_TIMING_UNITS=1,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=4,READLATENCY_CYCLES=4,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=1,ZERO_WRITE_DELAY=1)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=4,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,AV_ADDRESS_W=22,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=0,AV_READ_LATENCY=4,AV_READ_WAIT=0,AV_SETUP_WAIT=0,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="de2i_150_qsys:.:ssram0"
   kind="altera_generic_tristate_controller"
   version="15.1"
   name="de2i_150_qsys_ssram0">
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="TCM_READLATENCY" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR" />
  <parameter name="CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="TCM_WRITE_WAIT" value="0" />
  <parameter name="TCM_READ_WAIT" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="TCM_ADDRESS_W" value="22" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="0" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111:altera_avalon_cfi_flash,2,4194304,32,2,32,1,1,SIM_DIR" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_ssram0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="ssram0,ssram1" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_generic_tristate_controller "submodules/de2i_150_qsys_ssram0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ssram0"><![CDATA["<b>ssram0</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="ssram0"><![CDATA["<b>ssram0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ssram0"><![CDATA["<b>ssram0</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="ssram0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>ssram0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 199 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 197 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram1_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram1_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_data&quot; output_enable_name=&quot;fs_data_outen&quot; input_name=&quot;fs_data_in&quot; /&gt;&lt;pin role=&quot;ssram0_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram0_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="de2i_150_qsys:.:tristate_conduit_bridge_0"
   kind="altera_tristate_conduit_bridge"
   version="15.1"
   name="de2i_150_qsys_tristate_conduit_bridge_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tristate_conduit_pin_sharer_0.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram1_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram1_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_data&quot; output_enable_name=&quot;fs_data_outen&quot; input_name=&quot;fs_data_in&quot; /&gt;&lt;pin role=&quot;ssram0_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram0_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_bridge_0.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="tristate_conduit_bridge_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:altera_tristate_conduit_bridge "submodules/de2i_150_qsys_tristate_conduit_bridge_0"</message>
   <message level="Info" culprit="tristate_conduit_bridge_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>tristate_conduit_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:15.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_CLOCK_RATE=125000000,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,NUM_INTERFACES=2,REALTIME_MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,,,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;../ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,NUM_INTERFACES=2,REALTIME_MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,,,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,NUM_REQUESTERS=2,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="de2i_150_qsys:.:tristate_conduit_pin_sharer_0"
   kind="altera_tristate_conduit_pin_sharer"
   version="15.1"
   name="de2i_150_qsys_tristate_conduit_pin_sharer_0">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,,tcm_data_in,,,,,,,tcm_data_in" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter
     name="SIGNAL_OUTPUT_ENABLE_NAMES"
     value=",,,,,tcm_data_outen,,,,,,,tcm_data_outen" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm" />
  <parameter
     name="SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="NUM_INTERFACES" value="2" />
  <parameter
     name="REALTIME_SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="22,4,1,1,1,32,1,22,4,1,1,1,32,1" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="tristate_conduit_pin_sharer_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_tristate_conduit_pin_sharer "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter</b>"]]></message>
   <message level="Info" culprit="tristate_conduit_pin_sharer_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tristate_conduit_pin_sharer_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 196 starting:altera_tristate_conduit_pin_sharer_core "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 195 starting:altera_merlin_std_arbitrator "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mem_master_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {SYNC_RESET} {0};add_instance {pcie_ip_bar1_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {SYNC_RESET} {0};add_instance {sgdma_m_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_m_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_read_translator} {AV_DATA_W} {64};set_instance_parameter_value {sgdma_m_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_m_read_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sgdma_m_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_read_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_m_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sgdma_m_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_m_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_m_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_m_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_m_read_translator} {SYNC_RESET} {0};add_instance {sgdma_m_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_m_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_write_translator} {AV_DATA_W} {64};set_instance_parameter_value {sgdma_m_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_m_write_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sgdma_m_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_write_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_m_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sgdma_m_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_m_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_m_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_m_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_m_write_translator} {SYNC_RESET} {0};add_instance {sgdma_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {SYNC_RESET} {0};add_instance {sgdma_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {SYNC_RESET} {0};add_instance {onchip_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram0_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sram0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sram0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sram0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sram0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sram0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sram0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sram0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram0_s1_translator} {USE_READ} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sram0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sram0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sram0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sram0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sram0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ssram0_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ssram0_uas_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {ssram0_uas_translator} {AV_DATA_W} {32};set_instance_parameter_value {ssram0_uas_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ssram0_uas_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram0_uas_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram0_uas_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram0_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ssram0_uas_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram0_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READ} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ssram0_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ssram0_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {ssram0_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram0_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {5};set_instance_parameter_value {ssram0_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ssram0_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram0_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ssram0_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ssram1_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ssram1_uas_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {ssram1_uas_translator} {AV_DATA_W} {32};set_instance_parameter_value {ssram1_uas_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ssram1_uas_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram1_uas_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram1_uas_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram1_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ssram1_uas_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram1_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READ} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ssram1_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ssram1_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {ssram1_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram1_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {5};set_instance_parameter_value {ssram1_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ssram1_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram1_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ssram1_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {button_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {button_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {button_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {button_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {button_s1_translator} {USE_READ} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {button_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {button_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {button_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_size_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_size_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_size_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_size_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_size_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_size_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_size_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_size_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pio_size_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_size_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_size_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_size_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_size_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_size_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_size_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_size_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_size_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {chip_sel_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {chip_sel_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {chip_sel_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {chip_sel_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {chip_sel_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {chip_sel_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {chip_sel_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {chip_sel_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {chip_sel_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {chip_sel_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {chip_sel_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_READ} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {chip_sel_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {chip_sel_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {chip_sel_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {chip_sel_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {chip_sel_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {chip_sel_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {width_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {width_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {width_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {width_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {width_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {width_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {width_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {width_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {width_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {width_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {width_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {width_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {width_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {width_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {width_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {width_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {width_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {width_s1_translator} {USE_READ} {0};set_instance_parameter_value {width_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {width_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {width_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {width_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {width_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {width_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {width_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {width_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {width_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {width_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {width_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {width_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {width_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {width_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {width_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {width_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {width_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {width_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {width_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {width_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {width_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {width_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {width_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {width_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {width_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {width_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {width_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {width_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {width_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {width_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {width_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {width_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {width_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {width_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {width_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {width_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {height_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {height_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {height_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {height_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {height_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {height_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {height_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {height_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {height_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {height_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {height_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {height_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {height_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {height_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {height_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {height_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {height_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {height_s1_translator} {USE_READ} {0};set_instance_parameter_value {height_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {height_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {height_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {height_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {height_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {height_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {height_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {height_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {height_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {height_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {height_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {height_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {height_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {height_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {height_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {height_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {height_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {height_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {height_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {height_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {height_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {height_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {height_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {height_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {height_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {height_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {height_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {height_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {height_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {height_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {height_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {height_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {height_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {height_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {height_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {height_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mem_master_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {mem_master_avalon_master_agent} {ST_DATA_W} {115};set_instance_parameter_value {mem_master_avalon_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {mem_master_avalon_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_master_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_master_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mem_master_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mem_master_avalon_master_agent} {ID} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mem_master_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mem_master_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_ip_bar1_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pio_size_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;chip_sel_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;width_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000050&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;height_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000060&quot;
   end=&quot;0x00000000000000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ID} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_m_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_agent} {PKT_QOS_H} {129};set_instance_parameter_value {sgdma_m_read_agent} {PKT_QOS_L} {129};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {sgdma_m_read_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {sgdma_m_read_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {sgdma_m_read_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {sgdma_m_read_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {sgdma_m_read_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {sgdma_m_read_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {sgdma_m_read_agent} {ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_m_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_m_read_agent} {ID} {4};set_instance_parameter_value {sgdma_m_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_m_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_m_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_m_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_m_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_agent} {PKT_QOS_H} {129};set_instance_parameter_value {sgdma_m_write_agent} {PKT_QOS_L} {129};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {sgdma_m_write_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {sgdma_m_write_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {sgdma_m_write_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {sgdma_m_write_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {sgdma_m_write_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {sgdma_m_write_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {sgdma_m_write_agent} {ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_m_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_m_write_agent} {ID} {5};set_instance_parameter_value {sgdma_m_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_m_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_m_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_m_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_write_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_QOS_H} {93};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_QOS_L} {93};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {sgdma_descriptor_read_agent} {ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_read_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sgdma_descriptor_read_agent} {ID} {2};set_instance_parameter_value {sgdma_descriptor_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_QOS_H} {93};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_QOS_L} {93};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {sgdma_descriptor_write_agent} {ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_write_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sgdma_descriptor_write_agent} {ID} {3};set_instance_parameter_value {sgdma_descriptor_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram0_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sram0_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sram0_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sram0_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sram0_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sram0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {sram0_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sram0_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sram0_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {sram0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sram0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sram0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sram0_s1_agent} {ID} {7};set_instance_parameter_value {sram0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram0_s1_agent} {ECC_ENABLE} {0};add_instance {sram0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_txs_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_txs_agent} {ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_txs_agent} {ID} {5};set_instance_parameter_value {pcie_ip_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {FIFO_DEPTH} {1024};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram0_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ssram0_uas_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ssram0_uas_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram0_uas_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ssram0_uas_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram0_uas_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {ssram0_uas_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {ssram0_uas_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ssram0_uas_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {ssram0_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ssram0_uas_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_agent} {ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ssram0_uas_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram0_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram0_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ssram0_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ssram0_uas_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ssram0_uas_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ssram0_uas_agent} {ID} {8};set_instance_parameter_value {ssram0_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram0_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram0_uas_agent} {ECC_ENABLE} {0};add_instance {ssram0_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {FIFO_DEPTH} {6};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram0_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram1_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ssram1_uas_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ssram1_uas_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram1_uas_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ssram1_uas_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram1_uas_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {ssram1_uas_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {ssram1_uas_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ssram1_uas_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {ssram1_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ssram1_uas_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_agent} {ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ssram1_uas_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram1_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram1_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ssram1_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ssram1_uas_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ssram1_uas_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ssram1_uas_agent} {ID} {9};set_instance_parameter_value {ssram1_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram1_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram1_uas_agent} {ECC_ENABLE} {0};add_instance {ssram1_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {FIFO_DEPTH} {6};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram1_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_s1_agent} {ID} {3};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {button_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {button_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {button_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {button_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {button_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {button_s1_agent} {ID} {0};set_instance_parameter_value {button_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_agent} {ECC_ENABLE} {0};add_instance {button_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {button_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_size_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_size_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pio_size_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pio_size_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pio_size_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pio_size_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pio_size_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {pio_size_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_size_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_size_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_size_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_size_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_size_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {pio_size_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pio_size_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {pio_size_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {pio_size_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_size_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_size_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {pio_size_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_size_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_size_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_size_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_size_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_size_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_size_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_size_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_size_s1_agent} {ID} {6};set_instance_parameter_value {pio_size_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_size_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_size_s1_agent} {ECC_ENABLE} {0};add_instance {pio_size_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {chip_sel_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {chip_sel_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {chip_sel_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {chip_sel_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {chip_sel_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {chip_sel_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {chip_sel_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {chip_sel_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {chip_sel_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {chip_sel_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {chip_sel_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {chip_sel_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {chip_sel_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {chip_sel_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {chip_sel_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {chip_sel_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {chip_sel_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {chip_sel_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {chip_sel_s1_agent} {ID} {1};set_instance_parameter_value {chip_sel_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {chip_sel_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {chip_sel_s1_agent} {ECC_ENABLE} {0};add_instance {chip_sel_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {width_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {width_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {width_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {width_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {width_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {width_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {width_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {width_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {width_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {width_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {width_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {width_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {width_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {width_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {width_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {width_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {width_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {width_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {width_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {width_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {width_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {width_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {width_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {width_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {width_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {width_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {width_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {width_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {width_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {width_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {width_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {width_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {width_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {width_s1_agent} {ID} {10};set_instance_parameter_value {width_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {width_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {width_s1_agent} {ECC_ENABLE} {0};add_instance {width_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {width_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {width_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {width_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {width_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {width_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {height_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {height_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {height_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {height_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {height_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {height_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {height_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {height_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {height_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {height_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {height_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {height_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {height_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {height_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {height_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {height_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {height_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {height_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {height_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {height_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {height_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {height_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {height_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {height_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {height_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {height_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {height_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {height_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {height_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {height_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {height_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {height_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {height_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {height_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {height_s1_agent} {ID} {2};set_instance_parameter_value {height_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {height_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {height_s1_agent} {ECC_ENABLE} {0};add_instance {height_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {height_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {height_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {height_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {height_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {height_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 7 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x20000 0x8000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 0x10000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {115};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 0 6 1 10 2 4 8 9 7 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0000010000 0000100000 0001000000 0010000000 0100000000 1000000000 0000000001 0000000100 0000001000 0000000010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both read read both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x20 0x30 0x40 0x50 0x60 0x20000 0x400000 0x800000 0x8000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10 0x30 0x40 0x50 0x60 0x70 0x40000 0x800000 0xc00000 0x10000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {151};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {7};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 8 9 7 5 };set_instance_parameter_value {router_002} {CHANNEL_ID} {00001 01000 10000 00010 00100 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x20000 0x400000 0x800000 0x8000000 0x80000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 0x800000 0xc00000 0x10000000 0x100000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {103};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_002} {ST_DATA_W} {151};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {4 8 9 7 5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {00001 01000 10000 00010 00100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x20000 0x400000 0x800000 0x8000000 0x80000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000 0x800000 0xc00000 0x10000000 0x100000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {151};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {5 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {115};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {5 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {115};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 4 5 };set_instance_parameter_value {router_006} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read both read write };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {103};set_instance_parameter_value {router_006} {PKT_ADDR_L} {72};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_006} {ST_DATA_W} {151};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 4 5 };set_instance_parameter_value {router_007} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read both read write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {115};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {4 5 2 3 };set_instance_parameter_value {router_008} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {read write read write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {103};set_instance_parameter_value {router_008} {PKT_ADDR_L} {72};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_008} {ST_DATA_W} {151};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 4 5 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {115};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {1 4 5 };set_instance_parameter_value {router_010} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {115};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {115};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {115};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {1 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {115};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {1 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {115};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {1 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {115};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {1 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {115};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {mem_master_avalon_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_DEST_ID_H} {101};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_DEST_ID_L} {98};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_SRC_ID_H} {97};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {mem_master_avalon_master_limiter} {MAX_BURST_LENGTH} {128};set_instance_parameter_value {mem_master_avalon_master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {mem_master_avalon_master_limiter} {PIPELINED} {0};set_instance_parameter_value {mem_master_avalon_master_limiter} {ST_DATA_W} {115};set_instance_parameter_value {mem_master_avalon_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {mem_master_avalon_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {mem_master_avalon_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mem_master_avalon_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mem_master_avalon_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mem_master_avalon_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mem_master_avalon_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_master_avalon_master_limiter} {REORDER} {0};add_instance {pcie_ip_bar1_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {REORDER} {0};add_instance {sgdma_m_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_DEST_ID_H} {137};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_DEST_ID_L} {134};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_SRC_ID_H} {133};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {sgdma_m_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {sgdma_m_read_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {sgdma_m_read_limiter} {PIPELINED} {0};set_instance_parameter_value {sgdma_m_read_limiter} {ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {sgdma_m_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {sgdma_m_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {sgdma_m_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {sgdma_m_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {sgdma_m_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_limiter} {REORDER} {0};add_instance {onchip_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_DATA_W} {151};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sram0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ssram0_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ssram1_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {led_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {led_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {led_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {led_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {led_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {led_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {led_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {led_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {led_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {led_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {led_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {led_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {led_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {led_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {led_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {led_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {button_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {button_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {button_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {button_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {button_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {button_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {button_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {button_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {button_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {button_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {button_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {button_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {button_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {button_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {button_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {button_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {button_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {button_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pio_size_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {pio_size_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_size_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {chip_sel_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {chip_sel_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {chip_sel_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {width_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {width_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {width_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {width_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {width_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {width_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {width_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {width_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {width_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {width_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {width_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {width_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {width_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {width_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {width_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {width_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {width_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {width_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {width_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {width_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {width_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {height_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {height_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {height_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {height_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {height_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {height_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {height_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {height_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {height_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {height_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {height_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {height_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {height_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {height_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {height_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {height_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {height_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {height_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {height_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {height_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {height_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {height_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {115};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {151};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {151};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {151};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {mem_master_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sram0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sram0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sram0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sram0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sram0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_bar1_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mem_master_avalon_master_translator.avalon_universal_master_0} {mem_master_avalon_master_agent.av} {avalon};set_connection_parameter_value {mem_master_avalon_master_translator.avalon_universal_master_0/mem_master_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mem_master_avalon_master_translator.avalon_universal_master_0/mem_master_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mem_master_avalon_master_translator.avalon_universal_master_0/mem_master_avalon_master_agent.av} {defaultConnection} {false};add_connection {pcie_ip_bar1_0_translator.avalon_universal_master_0} {pcie_ip_bar1_0_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {defaultConnection} {false};add_connection {sgdma_m_read_translator.avalon_universal_master_0} {sgdma_m_read_agent.av} {avalon};set_connection_parameter_value {sgdma_m_read_translator.avalon_universal_master_0/sgdma_m_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_m_read_translator.avalon_universal_master_0/sgdma_m_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_m_read_translator.avalon_universal_master_0/sgdma_m_read_agent.av} {defaultConnection} {false};add_connection {sgdma_m_write_translator.avalon_universal_master_0} {sgdma_m_write_agent.av} {avalon};set_connection_parameter_value {sgdma_m_write_translator.avalon_universal_master_0/sgdma_m_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_m_write_translator.avalon_universal_master_0/sgdma_m_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_m_write_translator.avalon_universal_master_0/sgdma_m_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {sgdma_m_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/sgdma_m_write_agent.rp} {qsys_mm.response};add_connection {sgdma_descriptor_read_translator.avalon_universal_master_0} {sgdma_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_descriptor_read_translator.avalon_universal_master_0/sgdma_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_descriptor_read_translator.avalon_universal_master_0/sgdma_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_descriptor_read_translator.avalon_universal_master_0/sgdma_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {sgdma_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/sgdma_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_descriptor_write_translator.avalon_universal_master_0} {sgdma_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_descriptor_write_translator.avalon_universal_master_0/sgdma_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_descriptor_write_translator.avalon_universal_master_0/sgdma_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_descriptor_write_translator.avalon_universal_master_0/sgdma_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {sgdma_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/sgdma_descriptor_write_agent.rp} {qsys_mm.response};add_connection {onchip_memory_s1_agent.m0} {onchip_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory_s1_agent.rf_source} {onchip_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rsp_fifo.out} {onchip_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory_s1_agent.rdata_fifo_src} {onchip_memory_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rdata_fifo.out} {onchip_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sram0_s1_agent.m0} {sram0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram0_s1_agent.m0/sram0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram0_s1_agent.m0/sram0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram0_s1_agent.m0/sram0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram0_s1_agent.rf_source} {sram0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram0_s1_agent_rsp_fifo.out} {sram0_s1_agent.rf_sink} {avalon_streaming};add_connection {sram0_s1_agent.rdata_fifo_src} {sram0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram0_s1_agent_rdata_fifo.out} {sram0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.m0} {pcie_ip_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_txs_agent.rf_source} {pcie_ip_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rsp_fifo.out} {pcie_ip_txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.rdata_fifo_src} {pcie_ip_txs_agent_rdata_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rdata_fifo.out} {pcie_ip_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {pcie_ip_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/pcie_ip_txs_agent.cp} {qsys_mm.command};add_connection {ssram0_uas_agent.m0} {ssram0_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ssram0_uas_agent.m0/ssram0_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ssram0_uas_agent.m0/ssram0_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ssram0_uas_agent.m0/ssram0_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ssram0_uas_agent.rf_source} {ssram0_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {ssram0_uas_agent_rsp_fifo.out} {ssram0_uas_agent.rf_sink} {avalon_streaming};add_connection {ssram0_uas_agent.rdata_fifo_src} {ssram0_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {ssram0_uas_agent_rdata_fifo.out} {ssram0_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ssram1_uas_agent.m0} {ssram1_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ssram1_uas_agent.m0/ssram1_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ssram1_uas_agent.m0/ssram1_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ssram1_uas_agent.m0/ssram1_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ssram1_uas_agent.rf_source} {ssram1_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {ssram1_uas_agent_rsp_fifo.out} {ssram1_uas_agent.rf_sink} {avalon_streaming};add_connection {ssram1_uas_agent.rdata_fifo_src} {ssram1_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {ssram1_uas_agent_rdata_fifo.out} {ssram1_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {button_s1_agent.m0} {button_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_s1_agent.rf_source} {button_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_s1_agent_rsp_fifo.out} {button_s1_agent.rf_sink} {avalon_streaming};add_connection {button_s1_agent.rdata_fifo_src} {button_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pio_size_s1_agent.m0} {pio_size_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_size_s1_agent.m0/pio_size_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_size_s1_agent.m0/pio_size_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_size_s1_agent.m0/pio_size_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_size_s1_agent.rf_source} {pio_size_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_size_s1_agent_rsp_fifo.out} {pio_size_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_size_s1_agent.rdata_fifo_src} {pio_size_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {chip_sel_s1_agent.m0} {chip_sel_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {chip_sel_s1_agent.m0/chip_sel_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {chip_sel_s1_agent.m0/chip_sel_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {chip_sel_s1_agent.m0/chip_sel_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {chip_sel_s1_agent.rf_source} {chip_sel_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {chip_sel_s1_agent_rsp_fifo.out} {chip_sel_s1_agent.rf_sink} {avalon_streaming};add_connection {chip_sel_s1_agent.rdata_fifo_src} {chip_sel_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {width_s1_agent.m0} {width_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {width_s1_agent.m0/width_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {width_s1_agent.m0/width_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {width_s1_agent.m0/width_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {width_s1_agent.rf_source} {width_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {width_s1_agent_rsp_fifo.out} {width_s1_agent.rf_sink} {avalon_streaming};add_connection {width_s1_agent.rdata_fifo_src} {width_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {height_s1_agent.m0} {height_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {height_s1_agent.m0/height_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {height_s1_agent.m0/height_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {height_s1_agent.m0/height_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {height_s1_agent.rf_source} {height_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {height_s1_agent_rsp_fifo.out} {height_s1_agent.rf_sink} {avalon_streaming};add_connection {height_s1_agent.rdata_fifo_src} {height_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mem_master_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_agent.cp/router_001.sink} {qsys_mm.command};add_connection {sgdma_m_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {sgdma_m_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {sgdma_descriptor_read_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_read_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {sgdma_descriptor_write_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_write_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {onchip_memory_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {sram0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {sram0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {pcie_ip_txs_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {ssram0_uas_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {ssram0_uas_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {ssram1_uas_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {ssram1_uas_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {button_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {button_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {pio_size_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {pio_size_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {chip_sel_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {chip_sel_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {width_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {width_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {height_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {height_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router.src} {mem_master_avalon_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mem_master_avalon_master_limiter.cmd_sink} {qsys_mm.command};add_connection {mem_master_avalon_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mem_master_avalon_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mem_master_avalon_master_limiter.rsp_sink} {qsys_mm.response};add_connection {mem_master_avalon_master_limiter.rsp_src} {mem_master_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_limiter.rsp_src/mem_master_avalon_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {pcie_ip_bar1_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/pcie_ip_bar1_0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {pcie_ip_bar1_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/pcie_ip_bar1_0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar1_0_limiter.rsp_src} {pcie_ip_bar1_0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.rsp_src/pcie_ip_bar1_0_agent.rp} {qsys_mm.response};add_connection {router_002.src} {sgdma_m_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sgdma_m_read_limiter.cmd_sink} {qsys_mm.command};add_connection {sgdma_m_read_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {sgdma_m_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sgdma_m_read_limiter.rsp_sink} {qsys_mm.response};add_connection {sgdma_m_read_limiter.rsp_src} {sgdma_m_read_agent.rp} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_limiter.rsp_src/sgdma_m_read_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory_s1_burst_adapter.source0} {onchip_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_burst_adapter.source0/onchip_memory_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {sram0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sram0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sram0_s1_burst_adapter.source0} {sram0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sram0_s1_burst_adapter.source0/sram0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {ssram0_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/ssram0_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {ssram0_uas_burst_adapter.source0} {ssram0_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {ssram0_uas_burst_adapter.source0/ssram0_uas_agent.cp} {qsys_mm.command};add_connection {cmd_mux_004.src} {ssram1_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/ssram1_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {ssram1_uas_burst_adapter.source0} {ssram1_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {ssram1_uas_burst_adapter.source0/ssram1_uas_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {led_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/led_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {led_s1_burst_adapter.source0} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {led_s1_burst_adapter.source0/led_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {button_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/button_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {button_s1_burst_adapter.source0} {button_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {button_s1_burst_adapter.source0/button_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_007.src} {pio_size_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/pio_size_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {pio_size_s1_burst_adapter.source0} {pio_size_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {pio_size_s1_burst_adapter.source0/pio_size_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_008.src} {chip_sel_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/chip_sel_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {chip_sel_s1_burst_adapter.source0} {chip_sel_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {chip_sel_s1_burst_adapter.source0/chip_sel_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {width_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/width_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {width_s1_burst_adapter.source0} {width_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {width_s1_burst_adapter.source0/width_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_010.src} {height_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/height_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {height_s1_burst_adapter.source0} {height_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {height_s1_burst_adapter.source0/height_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {cmd_demux.src0} {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.src} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src2} {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.src} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.src/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.src} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.src/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.src} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.src} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.src/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.src} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.src/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.src} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.src/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.src} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.src/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src1} {sgdma_m_read_to_sram0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/sgdma_m_read_to_sram0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src3} {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/sgdma_m_read_to_ssram0_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.src} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src4} {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/sgdma_m_read_to_ssram1_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.src} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.src/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {sgdma_m_write_to_sram0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/sgdma_m_write_to_sram0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_003.src3} {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src3/sgdma_m_write_to_ssram0_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.src} {cmd_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.src/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src4} {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src4/sgdma_m_write_to_ssram1_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.src} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.src/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src0} {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_002.sink2} {qsys_mm.command};add_connection {cmd_demux_005.src0} {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_002.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.src} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src2} {sram0_s1_to_sgdma_m_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/sram0_s1_to_sgdma_m_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src3} {sram0_s1_to_sgdma_m_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src3/sram0_s1_to_sgdma_m_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_002.src2} {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src2/pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.src} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.src/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src3} {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src3/pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.src} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.src/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src1} {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/ssram0_uas_to_sgdma_m_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.src} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.src/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src2} {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src2/ssram0_uas_to_sgdma_m_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.src} {rsp_mux_003.sink3} {avalon_streaming};preview_set_connection_tag {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.src/rsp_mux_003.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src1} {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/ssram1_uas_to_sgdma_m_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.src} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.src/rsp_mux_002.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src2} {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/ssram1_uas_to_sgdma_m_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.src} {rsp_mux_003.sink4} {avalon_streaming};preview_set_connection_tag {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.src/rsp_mux_003.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_006.src0} {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_007.src0} {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src0} {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_009.src0} {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_010.src0} {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink9} {qsys_mm.response};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink1} {qsys_mm.response};add_connection {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.src} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.src/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {sgdma_m_read_to_sram0_s1_cmd_width_adapter.src} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_to_sram0_s1_cmd_width_adapter.src/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_001.sink2} {qsys_mm.command};add_connection {sgdma_m_write_to_sram0_s1_cmd_width_adapter.src} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_to_sram0_s1_cmd_width_adapter.src/crosser_004.in} {qsys_mm.command};add_connection {crosser_004.out} {cmd_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_004.out/cmd_mux_001.sink3} {qsys_mm.command};add_connection {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {sram0_s1_to_sgdma_m_read_rsp_width_adapter.src} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {sram0_s1_to_sgdma_m_read_rsp_width_adapter.src/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {crosser_006.out/rsp_mux_002.sink1} {qsys_mm.response};add_connection {sram0_s1_to_sgdma_m_write_rsp_width_adapter.src} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {sram0_s1_to_sgdma_m_write_rsp_width_adapter.src/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux_003.sink1} {qsys_mm.response};add_connection {mem_master_avalon_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {pcie_ip_bar1_0_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {sgdma_m_read_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_read_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_write_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_read_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_write_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_limiter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_limiter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_to_sram0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_to_sram0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_translator.reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_agent.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_burst_adapter.cr0_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_to_sgdma_m_read_rsp_width_adapter.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_to_sgdma_m_write_rsp_width_adapter.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_translator.reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_translator.reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_agent.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_agent.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rdata_fifo.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_limiter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_read_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_write_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_read_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_write_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_to_sram0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_to_sram0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_clock_reset_reset_reset_bridge.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_burst_adapter.cr0} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_to_sgdma_m_read_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_to_sgdma_m_write_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {mem_master_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_master_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_master_clock_reset_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_ip_bar1_0_translator_reset_reset_bridge.in_reset};add_interface {sram0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sram0_reset_reset_bridge_in_reset} {EXPORT_OF} {sram0_reset_reset_bridge.in_reset};add_interface {mem_master_avalon_master} {avalon} {slave};set_interface_property {mem_master_avalon_master} {EXPORT_OF} {mem_master_avalon_master_translator.avalon_anti_master_0};add_interface {pcie_ip_bar1_0} {avalon} {slave};set_interface_property {pcie_ip_bar1_0} {EXPORT_OF} {pcie_ip_bar1_0_translator.avalon_anti_master_0};add_interface {sgdma_descriptor_read} {avalon} {slave};set_interface_property {sgdma_descriptor_read} {EXPORT_OF} {sgdma_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_descriptor_write} {avalon} {slave};set_interface_property {sgdma_descriptor_write} {EXPORT_OF} {sgdma_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_m_read} {avalon} {slave};set_interface_property {sgdma_m_read} {EXPORT_OF} {sgdma_m_read_translator.avalon_anti_master_0};add_interface {sgdma_m_write} {avalon} {slave};set_interface_property {sgdma_m_write} {EXPORT_OF} {sgdma_m_write_translator.avalon_anti_master_0};add_interface {button_s1} {avalon} {master};set_interface_property {button_s1} {EXPORT_OF} {button_s1_translator.avalon_anti_slave_0};add_interface {chip_sel_s1} {avalon} {master};set_interface_property {chip_sel_s1} {EXPORT_OF} {chip_sel_s1_translator.avalon_anti_slave_0};add_interface {height_s1} {avalon} {master};set_interface_property {height_s1} {EXPORT_OF} {height_s1_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory_s1} {avalon} {master};set_interface_property {onchip_memory_s1} {EXPORT_OF} {onchip_memory_s1_translator.avalon_anti_slave_0};add_interface {pcie_ip_txs} {avalon} {master};set_interface_property {pcie_ip_txs} {EXPORT_OF} {pcie_ip_txs_translator.avalon_anti_slave_0};add_interface {pio_size_s1} {avalon} {master};set_interface_property {pio_size_s1} {EXPORT_OF} {pio_size_s1_translator.avalon_anti_slave_0};add_interface {sram0_s1} {avalon} {master};set_interface_property {sram0_s1} {EXPORT_OF} {sram0_s1_translator.avalon_anti_slave_0};add_interface {ssram0_uas} {avalon} {master};set_interface_property {ssram0_uas} {EXPORT_OF} {ssram0_uas_translator.avalon_anti_slave_0};add_interface {ssram1_uas} {avalon} {master};set_interface_property {ssram1_uas} {EXPORT_OF} {ssram1_uas_translator.avalon_anti_slave_0};add_interface {width_s1} {avalon} {master};set_interface_property {width_s1} {EXPORT_OF} {width_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.button.s1} {0};set_module_assignment {interconnect_id.chip_sel.s1} {1};set_module_assignment {interconnect_id.height.s1} {2};set_module_assignment {interconnect_id.led.s1} {3};set_module_assignment {interconnect_id.mem_master.avalon_master} {0};set_module_assignment {interconnect_id.onchip_memory.s1} {4};set_module_assignment {interconnect_id.pcie_ip.bar1_0} {1};set_module_assignment {interconnect_id.pcie_ip.txs} {5};set_module_assignment {interconnect_id.pio_size.s1} {6};set_module_assignment {interconnect_id.sgdma.descriptor_read} {2};set_module_assignment {interconnect_id.sgdma.descriptor_write} {3};set_module_assignment {interconnect_id.sgdma.m_read} {4};set_module_assignment {interconnect_id.sgdma.m_write} {5};set_module_assignment {interconnect_id.sram0.s1} {7};set_module_assignment {interconnect_id.ssram0.uas} {8};set_module_assignment {interconnect_id.ssram1.uas} {9};set_module_assignment {interconnect_id.width.s1} {10};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pio_size_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;chip_sel_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;width_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000050&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;height_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000060&quot;
   end=&quot;0x00000000000000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=145,PKT_CACHE_L=142,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=145,PKT_CACHE_L=142,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=145,PKT_CACHE_L=142,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=6,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=6,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,7,END_ADDRESS=0x40000,0x10000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x20000:0x40000:both:1:0:0:1,7:10:0x8000000:0x10000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000,0x8000000,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:15.1:CHANNEL_ID=0000010000,0000100000,0001000000,0010000000,0100000000,1000000000,0000000001,0000000100,0000001000,0000000010,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,6,1,10,2,4,8,9,7,END_ADDRESS=0x10,0x30,0x40,0x50,0x60,0x70,0x40000,0x800000,0xc00000,0x10000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=3:0000010000:0x0:0x10:both:1:0:0:1,0:0000100000:0x20:0x30:both:1:0:0:1,6:0001000000:0x30:0x40:both:1:0:0:1,1:0010000000:0x40:0x50:both:1:0:0:1,10:0100000000:0x50:0x60:read:1:0:0:1,2:1000000000:0x60:0x70:read:1:0:0:1,4:0000000001:0x20000:0x40000:both:1:0:0:1,8:0000000100:0x400000:0x800000:both:1:0:0:1,9:0000001000:0x800000:0xc00000:both:1:0:0:1,7:0000000010:0x8000000:0x10000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x40,0x50,0x60,0x20000,0x400000,0x800000,0x8000000,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,both,both,both,read,read,both,both,both,both)(altera_merlin_router:15.1:CHANNEL_ID=00001,01000,10000,00010,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,8,9,7,5,END_ADDRESS=0x40000,0x800000,0xc00000,0x10000000,0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x20000:0x40000:both:1:0:0:1,8:01000:0x400000:0x800000:both:1:0:0:1,9:10000:0x800000:0xc00000:both:1:0:0:1,7:00010:0x8000000:0x10000000:both:1:0:0:1,5:00100:0x80000000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000,0x400000,0x800000,0x8000000,0x80000000,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:15.1:CHANNEL_ID=00001,01000,10000,00010,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,8,9,7,5,END_ADDRESS=0x40000,0x800000,0xc00000,0x10000000,0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x20000:0x40000:both:1:0:0:1,8:01000:0x400000:0x800000:both:1:0:0:1,9:10000:0x800000:0xc00000:both:1:0:0:1,7:00010:0x8000000:0x10000000:both:1:0:0:1,5:00100:0x80000000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000,0x400000,0x800000,0x8000000,0x80000000,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x80000000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x80000000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:read:1:0:0:1,1:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:read:1:0:0:1,5:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=read,both,read,write)(altera_merlin_router:15.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:read:1:0:0:1,1:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:read:1:0:0:1,5:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=read,both,read,write)(altera_merlin_router:15.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,2,3,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:0001:0x0:0x0:read:1:0:0:1,5:0010:0x0:0x0:write:1:0:0:1,2:0100:0x0:0x0:read:1:0:0:1,3:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=read,write,read,write)(altera_merlin_router:15.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,4,5,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,4:010:0x0:0x0:read:1:0:0:1,5:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:15.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,4,5,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,4:010:0x0:0x0:read:1:0:0:1,5:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=128,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=11,ST_DATA_W=151)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=11,ST_DATA_W=115)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=11)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=10,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=11)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=11)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=114,OUT_PKT_ORI_BURST_SIZE_L=112,OUT_PKT_RESPONSE_STATUS_H=111,OUT_PKT_RESPONSE_STATUS_L=110,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=115,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=11,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=11,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=11,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=11,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=11,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=151,CHANNEL_WIDTH=11,DATA_WIDTH=151,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=151,CHANNEL_WIDTH=11,DATA_WIDTH=151,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=151,CHANNEL_WIDTH=11,DATA_WIDTH=151,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=150000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=150000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mem_master_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_master_avalon_master_translator} {SYNC_RESET} {0};add_instance {pcie_ip_bar1_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {SYNC_RESET} {0};add_instance {sgdma_m_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_m_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_read_translator} {AV_DATA_W} {64};set_instance_parameter_value {sgdma_m_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_m_read_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sgdma_m_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_read_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_m_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_m_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sgdma_m_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_m_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_m_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_m_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_m_read_translator} {SYNC_RESET} {0};add_instance {sgdma_m_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_m_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_write_translator} {AV_DATA_W} {64};set_instance_parameter_value {sgdma_m_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_m_write_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sgdma_m_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_m_write_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_m_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_m_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sgdma_m_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_m_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_m_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_m_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_m_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_m_write_translator} {SYNC_RESET} {0};add_instance {sgdma_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_descriptor_read_translator} {SYNC_RESET} {0};add_instance {sgdma_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_descriptor_write_translator} {SYNC_RESET} {0};add_instance {onchip_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram0_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sram0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sram0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sram0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sram0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sram0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sram0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sram0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sram0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram0_s1_translator} {USE_READ} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sram0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sram0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sram0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sram0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sram0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sram0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sram0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ssram0_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ssram0_uas_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {ssram0_uas_translator} {AV_DATA_W} {32};set_instance_parameter_value {ssram0_uas_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ssram0_uas_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram0_uas_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram0_uas_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram0_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ssram0_uas_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram0_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READ} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ssram0_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram0_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ssram0_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ssram0_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {ssram0_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram0_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {5};set_instance_parameter_value {ssram0_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ssram0_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram0_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ssram0_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ssram0_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ssram1_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ssram1_uas_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {ssram1_uas_translator} {AV_DATA_W} {32};set_instance_parameter_value {ssram1_uas_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ssram1_uas_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram1_uas_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram1_uas_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram1_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ssram1_uas_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram1_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READ} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ssram1_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram1_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ssram1_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ssram1_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {ssram1_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram1_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {5};set_instance_parameter_value {ssram1_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ssram1_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram1_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ssram1_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ssram1_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {button_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {button_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {button_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {button_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {button_s1_translator} {USE_READ} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {button_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {button_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {button_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_size_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_size_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_size_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_size_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_size_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_size_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_size_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_size_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pio_size_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_size_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_size_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_size_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_size_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_size_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_size_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_size_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_size_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_size_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_size_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_size_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {chip_sel_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {chip_sel_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {chip_sel_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {chip_sel_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {chip_sel_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {chip_sel_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {chip_sel_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {chip_sel_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {chip_sel_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {chip_sel_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {chip_sel_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_READ} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {chip_sel_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {chip_sel_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {chip_sel_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {chip_sel_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {chip_sel_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {chip_sel_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {chip_sel_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {chip_sel_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {chip_sel_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {width_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {width_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {width_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {width_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {width_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {width_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {width_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {width_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {width_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {width_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {width_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {width_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {width_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {width_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {width_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {width_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {width_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {width_s1_translator} {USE_READ} {0};set_instance_parameter_value {width_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {width_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {width_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {width_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {width_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {width_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {width_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {width_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {width_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {width_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {width_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {width_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {width_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {width_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {width_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {width_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {width_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {width_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {width_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {width_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {width_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {width_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {width_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {width_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {width_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {width_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {width_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {width_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {width_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {width_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {width_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {width_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {width_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {width_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {width_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {width_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {height_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {height_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {height_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {height_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {height_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {height_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {height_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {height_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {height_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {height_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {height_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {height_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {height_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {height_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {height_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {height_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {height_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {height_s1_translator} {USE_READ} {0};set_instance_parameter_value {height_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {height_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {height_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {height_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {height_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {height_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {height_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {height_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {height_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {height_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {height_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {height_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {height_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {height_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {height_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {height_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {height_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {height_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {height_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {height_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {height_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {height_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {height_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {height_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {height_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {height_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {height_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {height_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {height_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {height_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {height_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {height_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {height_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {height_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {height_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {height_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mem_master_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {mem_master_avalon_master_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {mem_master_avalon_master_agent} {ST_DATA_W} {115};set_instance_parameter_value {mem_master_avalon_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {mem_master_avalon_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_master_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_master_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mem_master_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mem_master_avalon_master_agent} {ID} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mem_master_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mem_master_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_master_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_ip_bar1_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pio_size_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;chip_sel_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;width_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000050&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;height_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000060&quot;
   end=&quot;0x00000000000000070&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ID} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_m_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_agent} {PKT_QOS_H} {129};set_instance_parameter_value {sgdma_m_read_agent} {PKT_QOS_L} {129};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {sgdma_m_read_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {sgdma_m_read_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {sgdma_m_read_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {sgdma_m_read_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {sgdma_m_read_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {sgdma_m_read_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {sgdma_m_read_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {sgdma_m_read_agent} {ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_m_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_m_read_agent} {ID} {4};set_instance_parameter_value {sgdma_m_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_m_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_m_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_m_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_m_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_agent} {PKT_QOS_H} {129};set_instance_parameter_value {sgdma_m_write_agent} {PKT_QOS_L} {129};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {sgdma_m_write_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {sgdma_m_write_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {sgdma_m_write_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {sgdma_m_write_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {sgdma_m_write_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {sgdma_m_write_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {sgdma_m_write_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {sgdma_m_write_agent} {ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sgdma_m_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_m_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_m_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ssram0_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;ssram1_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000c00000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_m_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_m_write_agent} {ID} {5};set_instance_parameter_value {sgdma_m_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_m_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_m_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_m_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_m_write_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_QOS_H} {93};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_QOS_L} {93};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sgdma_descriptor_read_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {sgdma_descriptor_read_agent} {ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_read_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sgdma_descriptor_read_agent} {ID} {2};set_instance_parameter_value {sgdma_descriptor_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_QOS_H} {93};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_QOS_L} {93};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sgdma_descriptor_write_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {sgdma_descriptor_write_agent} {ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_write_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sgdma_descriptor_write_agent} {ID} {3};set_instance_parameter_value {sgdma_descriptor_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sgdma_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram0_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sram0_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sram0_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sram0_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sram0_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sram0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {sram0_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sram0_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sram0_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {sram0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sram0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sram0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sram0_s1_agent} {ID} {7};set_instance_parameter_value {sram0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram0_s1_agent} {ECC_ENABLE} {0};add_instance {sram0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_txs_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_txs_agent} {ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_txs_agent} {ID} {5};set_instance_parameter_value {pcie_ip_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {FIFO_DEPTH} {1024};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram0_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ssram0_uas_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ssram0_uas_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram0_uas_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ssram0_uas_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram0_uas_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {ssram0_uas_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {ssram0_uas_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ssram0_uas_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {ssram0_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ssram0_uas_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_agent} {ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ssram0_uas_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram0_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram0_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ssram0_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ssram0_uas_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ssram0_uas_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ssram0_uas_agent} {ID} {8};set_instance_parameter_value {ssram0_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram0_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram0_uas_agent} {ECC_ENABLE} {0};add_instance {ssram0_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {FIFO_DEPTH} {6};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram0_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram0_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram0_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram1_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ssram1_uas_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ssram1_uas_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram1_uas_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ssram1_uas_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram1_uas_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {ssram1_uas_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {ssram1_uas_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ssram1_uas_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {ssram1_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ssram1_uas_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_agent} {ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ssram1_uas_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram1_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram1_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ssram1_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ssram1_uas_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ssram1_uas_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ssram1_uas_agent} {ID} {9};set_instance_parameter_value {ssram1_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram1_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram1_uas_agent} {ECC_ENABLE} {0};add_instance {ssram1_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {FIFO_DEPTH} {6};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram1_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram1_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram1_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_s1_agent} {ID} {3};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {button_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {button_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {button_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {button_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {button_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {button_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {button_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {button_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {button_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {button_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {button_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {button_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {button_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {button_s1_agent} {ID} {0};set_instance_parameter_value {button_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_s1_agent} {ECC_ENABLE} {0};add_instance {button_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {button_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_size_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_size_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pio_size_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pio_size_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pio_size_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pio_size_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pio_size_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {pio_size_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_size_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_size_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_size_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_size_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_size_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_size_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_size_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {pio_size_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pio_size_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {pio_size_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {pio_size_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_size_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_size_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {pio_size_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_size_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_size_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_size_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_size_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_size_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_size_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_size_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_size_s1_agent} {ID} {6};set_instance_parameter_value {pio_size_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_size_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_size_s1_agent} {ECC_ENABLE} {0};add_instance {pio_size_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_size_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {chip_sel_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {chip_sel_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {chip_sel_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {chip_sel_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {chip_sel_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {chip_sel_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {chip_sel_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {chip_sel_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {chip_sel_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {chip_sel_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {chip_sel_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {chip_sel_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {chip_sel_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {chip_sel_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {chip_sel_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {chip_sel_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {chip_sel_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {chip_sel_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {chip_sel_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {chip_sel_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {chip_sel_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {chip_sel_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {chip_sel_s1_agent} {ID} {1};set_instance_parameter_value {chip_sel_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {chip_sel_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {chip_sel_s1_agent} {ECC_ENABLE} {0};add_instance {chip_sel_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {chip_sel_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {width_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {width_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {width_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {width_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {width_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {width_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {width_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {width_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {width_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {width_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {width_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {width_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {width_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {width_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {width_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {width_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {width_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {width_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {width_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {width_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {width_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {width_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {width_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {width_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {width_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {width_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {width_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {width_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {width_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {width_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {width_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {width_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {width_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {width_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {width_s1_agent} {ID} {10};set_instance_parameter_value {width_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {width_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {width_s1_agent} {ECC_ENABLE} {0};add_instance {width_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {width_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {width_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {width_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {width_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {width_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {width_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {height_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {height_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {height_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {height_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {height_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {height_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {height_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {height_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {height_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {height_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {height_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {height_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {height_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {height_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {height_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {height_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {height_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {height_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {height_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {height_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {height_s1_agent} {PKT_SRC_ID_H} {97};set_instance_parameter_value {height_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {height_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {height_s1_agent} {PKT_DEST_ID_L} {98};set_instance_parameter_value {height_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {height_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {height_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {height_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {height_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {height_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {height_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {height_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {height_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {height_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {height_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {height_s1_agent} {ID} {2};set_instance_parameter_value {height_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {height_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {height_s1_agent} {ECC_ENABLE} {0};add_instance {height_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {height_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {height_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {height_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {height_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {height_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {height_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 7 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x20000 0x8000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 0x10000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {115};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 0 6 1 10 2 4 8 9 7 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0000010000 0000100000 0001000000 0010000000 0100000000 1000000000 0000000001 0000000100 0000001000 0000000010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both read read both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x20 0x30 0x40 0x50 0x60 0x20000 0x400000 0x800000 0x8000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10 0x30 0x40 0x50 0x60 0x70 0x40000 0x800000 0xc00000 0x10000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {151};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {7};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 8 9 7 5 };set_instance_parameter_value {router_002} {CHANNEL_ID} {00001 01000 10000 00010 00100 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x20000 0x400000 0x800000 0x8000000 0x80000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 0x800000 0xc00000 0x10000000 0x100000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {103};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_002} {ST_DATA_W} {151};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {4 8 9 7 5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {00001 01000 10000 00010 00100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x20000 0x400000 0x800000 0x8000000 0x80000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000 0x800000 0xc00000 0x10000000 0x100000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {151};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {5 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {115};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {5 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {115};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 4 5 };set_instance_parameter_value {router_006} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read both read write };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {103};set_instance_parameter_value {router_006} {PKT_ADDR_L} {72};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_006} {ST_DATA_W} {151};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 4 5 };set_instance_parameter_value {router_007} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read both read write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {115};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {4 5 2 3 };set_instance_parameter_value {router_008} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {read write read write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {103};set_instance_parameter_value {router_008} {PKT_ADDR_L} {72};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_008} {ST_DATA_W} {151};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 4 5 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {115};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {1 4 5 };set_instance_parameter_value {router_010} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {115};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {115};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {115};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {1 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {115};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {1 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {115};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {1 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {115};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {1 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {98};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {115};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {mem_master_avalon_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_DEST_ID_H} {101};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_DEST_ID_L} {98};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_SRC_ID_H} {97};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {mem_master_avalon_master_limiter} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {mem_master_avalon_master_limiter} {MAX_BURST_LENGTH} {128};set_instance_parameter_value {mem_master_avalon_master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {mem_master_avalon_master_limiter} {PIPELINED} {0};set_instance_parameter_value {mem_master_avalon_master_limiter} {ST_DATA_W} {115};set_instance_parameter_value {mem_master_avalon_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {mem_master_avalon_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {mem_master_avalon_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mem_master_avalon_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mem_master_avalon_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mem_master_avalon_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mem_master_avalon_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_master_avalon_master_limiter} {REORDER} {0};add_instance {pcie_ip_bar1_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {REORDER} {0};add_instance {sgdma_m_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_DEST_ID_H} {137};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_DEST_ID_L} {134};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_SRC_ID_H} {133};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {sgdma_m_read_limiter} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {sgdma_m_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {sgdma_m_read_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {sgdma_m_read_limiter} {PIPELINED} {0};set_instance_parameter_value {sgdma_m_read_limiter} {ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {sgdma_m_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {sgdma_m_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {sgdma_m_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {sgdma_m_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {sgdma_m_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_limiter} {REORDER} {0};add_instance {onchip_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_DATA_W} {151};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sram0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sram0_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sram0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ssram0_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ssram0_uas_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram0_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ssram0_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ssram1_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ssram1_uas_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram1_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {ssram1_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {led_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {led_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {led_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {led_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {led_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {led_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {led_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {led_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {led_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {led_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {led_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {led_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {led_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {led_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {led_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {led_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {button_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {button_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {button_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {button_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {button_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {button_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {button_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {button_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {button_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {button_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {button_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {button_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {button_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {button_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {button_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {button_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {button_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {button_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pio_size_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_size_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {pio_size_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pio_size_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_size_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pio_size_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pio_size_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {chip_sel_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {chip_sel_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {chip_sel_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {chip_sel_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {chip_sel_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {chip_sel_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {width_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {width_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {width_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {width_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {width_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {width_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {width_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {width_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {width_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {width_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {width_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {width_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {width_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {width_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {width_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {width_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {width_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {width_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {width_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {width_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {width_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {height_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {height_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {height_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {height_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {height_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {height_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {height_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {height_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {height_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {height_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {height_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {height_s1_burst_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {height_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {height_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {height_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {height_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {height_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {height_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {height_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {height_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {height_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {height_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_read_to_sram0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_read_to_ssram0_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_read_to_ssram1_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_write_to_sram0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_write_to_ssram0_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_m_write_to_ssram1_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram0_s1_to_sgdma_m_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram0_s1_to_sgdma_m_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_ST_DATA_W} {115};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram0_uas_to_sgdma_m_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram0_uas_to_sgdma_m_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram1_uas_to_sgdma_m_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram1_uas_to_sgdma_m_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_ST_DATA_W} {115};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {115};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {151};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {151};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {151};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {mem_master_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_master_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sram0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sram0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sram0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sram0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sram0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_bar1_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mem_master_avalon_master_translator.avalon_universal_master_0} {mem_master_avalon_master_agent.av} {avalon};set_connection_parameter_value {mem_master_avalon_master_translator.avalon_universal_master_0/mem_master_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mem_master_avalon_master_translator.avalon_universal_master_0/mem_master_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mem_master_avalon_master_translator.avalon_universal_master_0/mem_master_avalon_master_agent.av} {defaultConnection} {false};add_connection {pcie_ip_bar1_0_translator.avalon_universal_master_0} {pcie_ip_bar1_0_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {defaultConnection} {false};add_connection {sgdma_m_read_translator.avalon_universal_master_0} {sgdma_m_read_agent.av} {avalon};set_connection_parameter_value {sgdma_m_read_translator.avalon_universal_master_0/sgdma_m_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_m_read_translator.avalon_universal_master_0/sgdma_m_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_m_read_translator.avalon_universal_master_0/sgdma_m_read_agent.av} {defaultConnection} {false};add_connection {sgdma_m_write_translator.avalon_universal_master_0} {sgdma_m_write_agent.av} {avalon};set_connection_parameter_value {sgdma_m_write_translator.avalon_universal_master_0/sgdma_m_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_m_write_translator.avalon_universal_master_0/sgdma_m_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_m_write_translator.avalon_universal_master_0/sgdma_m_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {sgdma_m_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/sgdma_m_write_agent.rp} {qsys_mm.response};add_connection {sgdma_descriptor_read_translator.avalon_universal_master_0} {sgdma_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_descriptor_read_translator.avalon_universal_master_0/sgdma_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_descriptor_read_translator.avalon_universal_master_0/sgdma_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_descriptor_read_translator.avalon_universal_master_0/sgdma_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {sgdma_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/sgdma_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_descriptor_write_translator.avalon_universal_master_0} {sgdma_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_descriptor_write_translator.avalon_universal_master_0/sgdma_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_descriptor_write_translator.avalon_universal_master_0/sgdma_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_descriptor_write_translator.avalon_universal_master_0/sgdma_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {sgdma_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/sgdma_descriptor_write_agent.rp} {qsys_mm.response};add_connection {onchip_memory_s1_agent.m0} {onchip_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory_s1_agent.rf_source} {onchip_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rsp_fifo.out} {onchip_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory_s1_agent.rdata_fifo_src} {onchip_memory_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rdata_fifo.out} {onchip_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sram0_s1_agent.m0} {sram0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram0_s1_agent.m0/sram0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram0_s1_agent.m0/sram0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram0_s1_agent.m0/sram0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram0_s1_agent.rf_source} {sram0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram0_s1_agent_rsp_fifo.out} {sram0_s1_agent.rf_sink} {avalon_streaming};add_connection {sram0_s1_agent.rdata_fifo_src} {sram0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram0_s1_agent_rdata_fifo.out} {sram0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.m0} {pcie_ip_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_txs_agent.rf_source} {pcie_ip_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rsp_fifo.out} {pcie_ip_txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.rdata_fifo_src} {pcie_ip_txs_agent_rdata_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rdata_fifo.out} {pcie_ip_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {pcie_ip_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/pcie_ip_txs_agent.cp} {qsys_mm.command};add_connection {ssram0_uas_agent.m0} {ssram0_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ssram0_uas_agent.m0/ssram0_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ssram0_uas_agent.m0/ssram0_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ssram0_uas_agent.m0/ssram0_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ssram0_uas_agent.rf_source} {ssram0_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {ssram0_uas_agent_rsp_fifo.out} {ssram0_uas_agent.rf_sink} {avalon_streaming};add_connection {ssram0_uas_agent.rdata_fifo_src} {ssram0_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {ssram0_uas_agent_rdata_fifo.out} {ssram0_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ssram1_uas_agent.m0} {ssram1_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ssram1_uas_agent.m0/ssram1_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ssram1_uas_agent.m0/ssram1_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ssram1_uas_agent.m0/ssram1_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ssram1_uas_agent.rf_source} {ssram1_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {ssram1_uas_agent_rsp_fifo.out} {ssram1_uas_agent.rf_sink} {avalon_streaming};add_connection {ssram1_uas_agent.rdata_fifo_src} {ssram1_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {ssram1_uas_agent_rdata_fifo.out} {ssram1_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {button_s1_agent.m0} {button_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_s1_agent.m0/button_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_s1_agent.rf_source} {button_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_s1_agent_rsp_fifo.out} {button_s1_agent.rf_sink} {avalon_streaming};add_connection {button_s1_agent.rdata_fifo_src} {button_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pio_size_s1_agent.m0} {pio_size_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_size_s1_agent.m0/pio_size_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_size_s1_agent.m0/pio_size_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_size_s1_agent.m0/pio_size_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_size_s1_agent.rf_source} {pio_size_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_size_s1_agent_rsp_fifo.out} {pio_size_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_size_s1_agent.rdata_fifo_src} {pio_size_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {chip_sel_s1_agent.m0} {chip_sel_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {chip_sel_s1_agent.m0/chip_sel_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {chip_sel_s1_agent.m0/chip_sel_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {chip_sel_s1_agent.m0/chip_sel_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {chip_sel_s1_agent.rf_source} {chip_sel_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {chip_sel_s1_agent_rsp_fifo.out} {chip_sel_s1_agent.rf_sink} {avalon_streaming};add_connection {chip_sel_s1_agent.rdata_fifo_src} {chip_sel_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {width_s1_agent.m0} {width_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {width_s1_agent.m0/width_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {width_s1_agent.m0/width_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {width_s1_agent.m0/width_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {width_s1_agent.rf_source} {width_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {width_s1_agent_rsp_fifo.out} {width_s1_agent.rf_sink} {avalon_streaming};add_connection {width_s1_agent.rdata_fifo_src} {width_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {height_s1_agent.m0} {height_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {height_s1_agent.m0/height_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {height_s1_agent.m0/height_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {height_s1_agent.m0/height_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {height_s1_agent.rf_source} {height_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {height_s1_agent_rsp_fifo.out} {height_s1_agent.rf_sink} {avalon_streaming};add_connection {height_s1_agent.rdata_fifo_src} {height_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mem_master_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_agent.cp/router_001.sink} {qsys_mm.command};add_connection {sgdma_m_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {sgdma_m_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {sgdma_descriptor_read_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_read_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {sgdma_descriptor_write_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_write_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {onchip_memory_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {sram0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {sram0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {pcie_ip_txs_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {ssram0_uas_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {ssram0_uas_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {ssram1_uas_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {ssram1_uas_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {button_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {button_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {pio_size_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {pio_size_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {chip_sel_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {chip_sel_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {width_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {width_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {height_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {height_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router.src} {mem_master_avalon_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mem_master_avalon_master_limiter.cmd_sink} {qsys_mm.command};add_connection {mem_master_avalon_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mem_master_avalon_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mem_master_avalon_master_limiter.rsp_sink} {qsys_mm.response};add_connection {mem_master_avalon_master_limiter.rsp_src} {mem_master_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_limiter.rsp_src/mem_master_avalon_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {pcie_ip_bar1_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/pcie_ip_bar1_0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {pcie_ip_bar1_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/pcie_ip_bar1_0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar1_0_limiter.rsp_src} {pcie_ip_bar1_0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.rsp_src/pcie_ip_bar1_0_agent.rp} {qsys_mm.response};add_connection {router_002.src} {sgdma_m_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sgdma_m_read_limiter.cmd_sink} {qsys_mm.command};add_connection {sgdma_m_read_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {sgdma_m_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sgdma_m_read_limiter.rsp_sink} {qsys_mm.response};add_connection {sgdma_m_read_limiter.rsp_src} {sgdma_m_read_agent.rp} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_limiter.rsp_src/sgdma_m_read_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory_s1_burst_adapter.source0} {onchip_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_burst_adapter.source0/onchip_memory_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {sram0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sram0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sram0_s1_burst_adapter.source0} {sram0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sram0_s1_burst_adapter.source0/sram0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {ssram0_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/ssram0_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {ssram0_uas_burst_adapter.source0} {ssram0_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {ssram0_uas_burst_adapter.source0/ssram0_uas_agent.cp} {qsys_mm.command};add_connection {cmd_mux_004.src} {ssram1_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/ssram1_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {ssram1_uas_burst_adapter.source0} {ssram1_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {ssram1_uas_burst_adapter.source0/ssram1_uas_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {led_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/led_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {led_s1_burst_adapter.source0} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {led_s1_burst_adapter.source0/led_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {button_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/button_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {button_s1_burst_adapter.source0} {button_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {button_s1_burst_adapter.source0/button_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_007.src} {pio_size_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/pio_size_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {pio_size_s1_burst_adapter.source0} {pio_size_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {pio_size_s1_burst_adapter.source0/pio_size_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_008.src} {chip_sel_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/chip_sel_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {chip_sel_s1_burst_adapter.source0} {chip_sel_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {chip_sel_s1_burst_adapter.source0/chip_sel_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {width_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/width_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {width_s1_burst_adapter.source0} {width_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {width_s1_burst_adapter.source0/width_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_010.src} {height_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/height_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {height_s1_burst_adapter.source0} {height_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {height_s1_burst_adapter.source0/height_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {cmd_demux.src0} {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.src} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.src/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src2} {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.src} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.src/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.src} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.src/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.src} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.src/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.src} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.src/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.src} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.src/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.src} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.src/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.src} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.src/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src1} {sgdma_m_read_to_sram0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/sgdma_m_read_to_sram0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src3} {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/sgdma_m_read_to_ssram0_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.src} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.src/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src4} {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/sgdma_m_read_to_ssram1_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.src} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.src/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {sgdma_m_write_to_sram0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/sgdma_m_write_to_sram0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_003.src3} {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src3/sgdma_m_write_to_ssram0_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.src} {cmd_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.src/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src4} {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src4/sgdma_m_write_to_ssram1_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.src} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.src/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src0} {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_002.sink2} {qsys_mm.command};add_connection {cmd_demux_005.src0} {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_002.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.src} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.src/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src2} {sram0_s1_to_sgdma_m_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/sram0_s1_to_sgdma_m_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src3} {sram0_s1_to_sgdma_m_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src3/sram0_s1_to_sgdma_m_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_002.src2} {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src2/pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.src} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.src/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src3} {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src3/pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.src} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.src/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src1} {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/ssram0_uas_to_sgdma_m_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.src} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.src/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src2} {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src2/ssram0_uas_to_sgdma_m_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.src} {rsp_mux_003.sink3} {avalon_streaming};preview_set_connection_tag {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.src/rsp_mux_003.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src1} {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/ssram1_uas_to_sgdma_m_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.src} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.src/rsp_mux_002.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src2} {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/ssram1_uas_to_sgdma_m_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.src} {rsp_mux_003.sink4} {avalon_streaming};preview_set_connection_tag {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.src/rsp_mux_003.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_006.src0} {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_007.src0} {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_008.src0} {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_009.src0} {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_010.src0} {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/rsp_mux_001.sink9} {qsys_mm.response};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink1} {qsys_mm.response};add_connection {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.src} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.src/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {sgdma_m_read_to_sram0_s1_cmd_width_adapter.src} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {sgdma_m_read_to_sram0_s1_cmd_width_adapter.src/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_001.sink2} {qsys_mm.command};add_connection {sgdma_m_write_to_sram0_s1_cmd_width_adapter.src} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {sgdma_m_write_to_sram0_s1_cmd_width_adapter.src/crosser_004.in} {qsys_mm.command};add_connection {crosser_004.out} {cmd_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_004.out/cmd_mux_001.sink3} {qsys_mm.command};add_connection {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.src/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {sram0_s1_to_sgdma_m_read_rsp_width_adapter.src} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {sram0_s1_to_sgdma_m_read_rsp_width_adapter.src/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {crosser_006.out/rsp_mux_002.sink1} {qsys_mm.response};add_connection {sram0_s1_to_sgdma_m_write_rsp_width_adapter.src} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {sram0_s1_to_sgdma_m_write_rsp_width_adapter.src/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux_003.sink1} {qsys_mm.response};add_connection {mem_master_avalon_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {pcie_ip_bar1_0_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {sgdma_m_read_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_read_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_write_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_translator.reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_read_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_write_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_agent.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_limiter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_limiter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_burst_adapter.cr0_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_to_sram0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_to_sram0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {mem_master_clock_reset_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_translator.reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_agent.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_burst_adapter.cr0_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_to_sgdma_m_read_rsp_width_adapter.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {sram0_s1_to_sgdma_m_write_rsp_width_adapter.clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {sram0_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_translator.reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_translator.reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_agent.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_agent.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rdata_fifo.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_limiter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_read_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_write_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_read_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_write_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_led_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_button_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_width_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_to_height_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_to_sram0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_to_ssram0_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_read_to_ssram1_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_to_sram0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_to_ssram0_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_m_write_to_ssram1_uas_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_to_sgdma_m_read_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram0_uas_to_sgdma_m_write_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_to_sgdma_m_read_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {ssram1_uas_to_sgdma_m_write_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {led_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {button_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {width_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {height_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {mem_master_clock_reset_reset_reset_bridge.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_burst_adapter.cr0} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_to_sgdma_m_read_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_s1_to_sgdma_m_write_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sram0_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {mem_master_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_master_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_master_clock_reset_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_ip_bar1_0_translator_reset_reset_bridge.in_reset};add_interface {sram0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sram0_reset_reset_bridge_in_reset} {EXPORT_OF} {sram0_reset_reset_bridge.in_reset};add_interface {mem_master_avalon_master} {avalon} {slave};set_interface_property {mem_master_avalon_master} {EXPORT_OF} {mem_master_avalon_master_translator.avalon_anti_master_0};add_interface {pcie_ip_bar1_0} {avalon} {slave};set_interface_property {pcie_ip_bar1_0} {EXPORT_OF} {pcie_ip_bar1_0_translator.avalon_anti_master_0};add_interface {sgdma_descriptor_read} {avalon} {slave};set_interface_property {sgdma_descriptor_read} {EXPORT_OF} {sgdma_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_descriptor_write} {avalon} {slave};set_interface_property {sgdma_descriptor_write} {EXPORT_OF} {sgdma_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_m_read} {avalon} {slave};set_interface_property {sgdma_m_read} {EXPORT_OF} {sgdma_m_read_translator.avalon_anti_master_0};add_interface {sgdma_m_write} {avalon} {slave};set_interface_property {sgdma_m_write} {EXPORT_OF} {sgdma_m_write_translator.avalon_anti_master_0};add_interface {button_s1} {avalon} {master};set_interface_property {button_s1} {EXPORT_OF} {button_s1_translator.avalon_anti_slave_0};add_interface {chip_sel_s1} {avalon} {master};set_interface_property {chip_sel_s1} {EXPORT_OF} {chip_sel_s1_translator.avalon_anti_slave_0};add_interface {height_s1} {avalon} {master};set_interface_property {height_s1} {EXPORT_OF} {height_s1_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory_s1} {avalon} {master};set_interface_property {onchip_memory_s1} {EXPORT_OF} {onchip_memory_s1_translator.avalon_anti_slave_0};add_interface {pcie_ip_txs} {avalon} {master};set_interface_property {pcie_ip_txs} {EXPORT_OF} {pcie_ip_txs_translator.avalon_anti_slave_0};add_interface {pio_size_s1} {avalon} {master};set_interface_property {pio_size_s1} {EXPORT_OF} {pio_size_s1_translator.avalon_anti_slave_0};add_interface {sram0_s1} {avalon} {master};set_interface_property {sram0_s1} {EXPORT_OF} {sram0_s1_translator.avalon_anti_slave_0};add_interface {ssram0_uas} {avalon} {master};set_interface_property {ssram0_uas} {EXPORT_OF} {ssram0_uas_translator.avalon_anti_slave_0};add_interface {ssram1_uas} {avalon} {master};set_interface_property {ssram1_uas} {EXPORT_OF} {ssram1_uas_translator.avalon_anti_slave_0};add_interface {width_s1} {avalon} {master};set_interface_property {width_s1} {EXPORT_OF} {width_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.button.s1} {0};set_module_assignment {interconnect_id.chip_sel.s1} {1};set_module_assignment {interconnect_id.height.s1} {2};set_module_assignment {interconnect_id.led.s1} {3};set_module_assignment {interconnect_id.mem_master.avalon_master} {0};set_module_assignment {interconnect_id.onchip_memory.s1} {4};set_module_assignment {interconnect_id.pcie_ip.bar1_0} {1};set_module_assignment {interconnect_id.pcie_ip.txs} {5};set_module_assignment {interconnect_id.pio_size.s1} {6};set_module_assignment {interconnect_id.sgdma.descriptor_read} {2};set_module_assignment {interconnect_id.sgdma.descriptor_write} {3};set_module_assignment {interconnect_id.sgdma.m_read} {4};set_module_assignment {interconnect_id.sgdma.m_write} {5};set_module_assignment {interconnect_id.sram0.s1} {7};set_module_assignment {interconnect_id.ssram0.uas} {8};set_module_assignment {interconnect_id.ssram1.uas} {9};set_module_assignment {interconnect_id.width.s1} {10};" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>552</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.078s/0.109s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.036s/0.062s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.020s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.031s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.020s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>174</b> modules, <b>585</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 194 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mem_master_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mem_master_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 177 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mem_master_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mem_master_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 171 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 170 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 144 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 143 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 140 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 138 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 137 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 136 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 135 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mem_master_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mem_master_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 114 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 113 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 112 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 111 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 108 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 107 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 105 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 103 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 97 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 96 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 94 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 86 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 85 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 84 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 82 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 44 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_ip_bar2_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {SYNC_RESET} {0};add_instance {pcie_ip_cra_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_cra_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_bar2_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sgdma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004040&quot;
   end=&quot;0x00000000000004080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar2_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {ID} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_ip_cra_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_H} {99};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_L} {97};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_cra_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_agent} {ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pcie_ip_cra_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_cra_agent} {ID} {0};set_instance_parameter_value {pcie_ip_cra_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_cra_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {BITS_PER_SYMBOL} {110};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_csr_agent} {PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sgdma_csr_agent} {PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sgdma_csr_agent} {PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sgdma_csr_agent} {PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_csr_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_csr_agent} {PKT_PROTECTION_H} {99};set_instance_parameter_value {sgdma_csr_agent} {PKT_PROTECTION_L} {97};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sgdma_csr_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sgdma_csr_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {sgdma_csr_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sgdma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_agent} {ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sgdma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sgdma_csr_agent} {ID} {1};set_instance_parameter_value {sgdma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_csr_agent} {ECC_ENABLE} {0};add_instance {sgdma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {110};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4040 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x4080 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {99};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {109};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {99};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {109};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_ip_bar2_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_bar2_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {pcie_ip_bar2_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_limiter} {REORDER} {0};add_instance {pcie_ip_cra_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sgdma_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {pcie_ip_cra_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_csr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_cra_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_csr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sgdma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sgdma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sgdma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sgdma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_bar2_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_ip_bar2_translator.avalon_universal_master_0} {pcie_ip_bar2_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {defaultConnection} {false};add_connection {pcie_ip_cra_agent.m0} {pcie_ip_cra_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_cra_agent.rf_source} {pcie_ip_cra_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_cra_agent_rsp_fifo.out} {pcie_ip_cra_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_cra_agent.rdata_fifo_src} {pcie_ip_cra_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_csr_agent.m0} {sgdma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_csr_agent.m0/sgdma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_csr_agent.m0/sgdma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_csr_agent.m0/sgdma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_csr_agent.rf_source} {sgdma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_csr_agent_rsp_fifo.out} {sgdma_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_csr_agent.rdata_fifo_src} {sgdma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_bar2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_ip_cra_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_agent.rp/router_001.sink} {qsys_mm.response};add_connection {sgdma_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {pcie_ip_bar2_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_ip_bar2_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_ip_bar2_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_ip_bar2_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar2_limiter.rsp_src} {pcie_ip_bar2_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.rsp_src/pcie_ip_bar2_agent.rp} {qsys_mm.response};add_connection {pcie_ip_cra_burst_adapter.source0} {pcie_ip_cra_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_burst_adapter.source0/pcie_ip_cra_agent.cp} {qsys_mm.command};add_connection {sgdma_csr_burst_adapter.source0} {sgdma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {sgdma_csr_burst_adapter.source0/sgdma_csr_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_001.src} {pcie_ip_cra_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/pcie_ip_cra_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_cra_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {sgdma_csr_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sgdma_csr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sgdma_csr_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sgdma_csr_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {pcie_ip_cra_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/pcie_ip_cra_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_cra_cmd_width_adapter.src} {pcie_ip_cra_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_cmd_width_adapter.src/pcie_ip_cra_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {sgdma_csr_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sgdma_csr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_csr_cmd_width_adapter.src} {sgdma_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_csr_cmd_width_adapter.src/sgdma_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_translator.reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_agent.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_burst_adapter.cr0_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_rsp_width_adapter.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_bar2_translator.reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_translator.reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_bar2_agent.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_agent.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_bar2_limiter.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_burst_adapter.cr0_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_reset_reset_bridge.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_translator_reset_reset_bridge.clk} {clock};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {pcie_ip_bar2_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ip_bar2_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_ip_bar2_translator_reset_reset_bridge.in_reset};add_interface {sgdma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sgdma_reset_reset_bridge_in_reset} {EXPORT_OF} {sgdma_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar2} {avalon} {slave};set_interface_property {pcie_ip_bar2} {EXPORT_OF} {pcie_ip_bar2_translator.avalon_anti_master_0};add_interface {pcie_ip_cra} {avalon} {master};set_interface_property {pcie_ip_cra} {EXPORT_OF} {pcie_ip_cra_translator.avalon_anti_slave_0};add_interface {sgdma_csr} {avalon} {master};set_interface_property {sgdma_csr} {EXPORT_OF} {sgdma_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.pcie_ip.bar2} {0};set_module_assignment {interconnect_id.pcie_ip.cra} {0};set_module_assignment {interconnect_id.sgdma.csr} {1};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sgdma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004040&quot;
   end=&quot;0x00000000000004080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=108,PKT_ORI_BURST_SIZE_L=106,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_RESPONSE_STATUS_H=105,PKT_RESPONSE_STATUS_L=104,PKT_SRC_ID_H=94,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=109,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=110,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=108,PKT_ORI_BURST_SIZE_L=106,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_RESPONSE_STATUS_H=105,PKT_RESPONSE_STATUS_L=104,PKT_SRC_ID_H=94,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=109,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=110,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x4080,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x4000:both:1:0:0:1,1:10:0x4040:0x4080:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4040,ST_CHANNEL_W=2,ST_DATA_W=145,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=109,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=109,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=145,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=2,ST_DATA_W=109)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=2,ST_DATA_W=109)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=2)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=108,IN_PKT_ORI_BURST_SIZE_L=106,IN_PKT_RESPONSE_STATUS_H=105,IN_PKT_RESPONSE_STATUS_L=104,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=109,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=144,OUT_PKT_ORI_BURST_SIZE_L=142,OUT_PKT_RESPONSE_STATUS_H=141,OUT_PKT_RESPONSE_STATUS_L=140,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=145,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=108,IN_PKT_ORI_BURST_SIZE_L=106,IN_PKT_RESPONSE_STATUS_H=105,IN_PKT_RESPONSE_STATUS_L=104,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=109,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=144,OUT_PKT_ORI_BURST_SIZE_L=142,OUT_PKT_RESPONSE_STATUS_H=141,OUT_PKT_RESPONSE_STATUS_L=140,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=145,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=144,IN_PKT_ORI_BURST_SIZE_L=142,IN_PKT_RESPONSE_STATUS_H=141,IN_PKT_RESPONSE_STATUS_L=140,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=145,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=108,OUT_PKT_ORI_BURST_SIZE_L=106,OUT_PKT_RESPONSE_STATUS_H=105,OUT_PKT_RESPONSE_STATUS_L=104,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=109,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=144,IN_PKT_ORI_BURST_SIZE_L=142,IN_PKT_RESPONSE_STATUS_H=141,IN_PKT_RESPONSE_STATUS_L=140,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=145,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=108,OUT_PKT_ORI_BURST_SIZE_L=106,OUT_PKT_RESPONSE_STATUS_H=105,OUT_PKT_RESPONSE_STATUS_L=104,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=109,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_ip_bar2_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {SYNC_RESET} {0};add_instance {pcie_ip_cra_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_cra_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_bar2_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sgdma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004040&quot;
   end=&quot;0x00000000000004080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar2_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {ID} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_ip_cra_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_H} {99};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_L} {97};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_cra_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_agent} {ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pcie_ip_cra_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_cra_agent} {ID} {0};set_instance_parameter_value {pcie_ip_cra_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_cra_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {BITS_PER_SYMBOL} {110};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_csr_agent} {PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sgdma_csr_agent} {PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sgdma_csr_agent} {PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sgdma_csr_agent} {PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_csr_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_csr_agent} {PKT_PROTECTION_H} {99};set_instance_parameter_value {sgdma_csr_agent} {PKT_PROTECTION_L} {97};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {sgdma_csr_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sgdma_csr_agent} {PKT_DEST_ID_H} {95};set_instance_parameter_value {sgdma_csr_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {sgdma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_agent} {ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sgdma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sgdma_csr_agent} {ID} {1};set_instance_parameter_value {sgdma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_csr_agent} {ECC_ENABLE} {0};add_instance {sgdma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {110};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4040 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x4080 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {99};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {109};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {99};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {109};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_ip_bar2_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_bar2_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {pcie_ip_bar2_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_limiter} {REORDER} {0};add_instance {pcie_ip_cra_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sgdma_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_csr_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sgdma_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sgdma_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {pcie_ip_cra_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_csr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_ST_DATA_W} {145};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_csr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_cra_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_ST_DATA_W} {109};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_csr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_ST_DATA_W} {145};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {105};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {104};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {106};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {108};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_ST_DATA_W} {109};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sgdma_csr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sgdma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sgdma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sgdma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sgdma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sgdma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_bar2_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ip_bar2_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_ip_bar2_translator.avalon_universal_master_0} {pcie_ip_bar2_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {defaultConnection} {false};add_connection {pcie_ip_cra_agent.m0} {pcie_ip_cra_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_cra_agent.rf_source} {pcie_ip_cra_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_cra_agent_rsp_fifo.out} {pcie_ip_cra_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_cra_agent.rdata_fifo_src} {pcie_ip_cra_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sgdma_csr_agent.m0} {sgdma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_csr_agent.m0/sgdma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_csr_agent.m0/sgdma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_csr_agent.m0/sgdma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_csr_agent.rf_source} {sgdma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_csr_agent_rsp_fifo.out} {sgdma_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_csr_agent.rdata_fifo_src} {sgdma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_bar2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_ip_cra_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_agent.rp/router_001.sink} {qsys_mm.response};add_connection {sgdma_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {pcie_ip_bar2_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_ip_bar2_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_ip_bar2_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_ip_bar2_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar2_limiter.rsp_src} {pcie_ip_bar2_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.rsp_src/pcie_ip_bar2_agent.rp} {qsys_mm.response};add_connection {pcie_ip_cra_burst_adapter.source0} {pcie_ip_cra_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_burst_adapter.source0/pcie_ip_cra_agent.cp} {qsys_mm.command};add_connection {sgdma_csr_burst_adapter.source0} {sgdma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {sgdma_csr_burst_adapter.source0/sgdma_csr_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_001.src} {pcie_ip_cra_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/pcie_ip_cra_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_cra_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {sgdma_csr_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sgdma_csr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sgdma_csr_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {sgdma_csr_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {pcie_ip_cra_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/pcie_ip_cra_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_cra_cmd_width_adapter.src} {pcie_ip_cra_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_cmd_width_adapter.src/pcie_ip_cra_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {sgdma_csr_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sgdma_csr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sgdma_csr_cmd_width_adapter.src} {sgdma_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sgdma_csr_cmd_width_adapter.src/sgdma_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_translator.reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_agent.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_burst_adapter.cr0_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_rsp_width_adapter.clk_reset} {reset};add_connection {sgdma_reset_reset_bridge.out_reset} {sgdma_csr_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_bar2_translator.reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_translator.reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_bar2_agent.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_agent.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_bar2_limiter.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_burst_adapter.cr0_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_rsp_width_adapter.clk_reset} {reset};add_connection {pcie_ip_bar2_translator_reset_reset_bridge.out_reset} {pcie_ip_cra_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_csr_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {sgdma_reset_reset_bridge.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_translator_reset_reset_bridge.clk} {clock};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {pcie_ip_bar2_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ip_bar2_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_ip_bar2_translator_reset_reset_bridge.in_reset};add_interface {sgdma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sgdma_reset_reset_bridge_in_reset} {EXPORT_OF} {sgdma_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar2} {avalon} {slave};set_interface_property {pcie_ip_bar2} {EXPORT_OF} {pcie_ip_bar2_translator.avalon_anti_master_0};add_interface {pcie_ip_cra} {avalon} {master};set_interface_property {pcie_ip_cra} {EXPORT_OF} {pcie_ip_cra_translator.avalon_anti_slave_0};add_interface {sgdma_csr} {avalon} {master};set_interface_property {sgdma_csr} {EXPORT_OF} {sgdma_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.pcie_ip.bar2} {0};set_module_assignment {interconnect_id.pcie_ip.cra} {0};set_module_assignment {interconnect_id.sgdma.csr} {1};" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 184 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.020s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.026s/0.048s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>87</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 194 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mem_master_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mem_master_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 177 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mem_master_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mem_master_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 171 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 170 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mem_master_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mem_master_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 10 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 8 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,IRQ_MAP=0:2,1:1,NUM_RCVRS=2,SENDER_IRQ_WIDTH=16"
   instancePathKey="de2i_150_qsys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.1"
   name="de2i_150_qsys_irq_mapper">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="IRQ_MAP" value="0:2,1:1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="SENDER_IRQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 209 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="de2i_150_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="15.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 208 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_hard_ip_qsys:15.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=28,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=28,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:pcie_internal_hip"
   kind="altera_pcie_internal_hard_ip_qsys"
   version="15.1"
   name="altpcie_hip_pipen1b_qsys">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="device_id" value="57345" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="RX_BUF" value="10" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter
     name="BAR Type"
     value="64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="bar0_size_mask" value="28" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="bar0_prefetchable" value="true" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="BAR Size" value="28,0,15,0,0,0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="bar2_size_mask" value="15" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="AUTO_AVALON_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="bar1_64bit_mem_space" value="true" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="31" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="credit_buffer_allocation_aux" value="BALANCED" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="BAR" value="0,1 - Occupied,2,3,4,5" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="bar0_64bit_mem_space" value="true" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="class_code" value="0" />
  <parameter name="dll_active_report_support" value="false" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="pcie_internal_hip" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 204 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_altgx:15.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:altgx_internal"
   kind="altera_pcie_internal_altgx"
   version="15.1"
   name="de2i_150_qsys_pcie_ip_altgx_internal">
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="altgx_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 203 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera_lite/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0022_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0022_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shanker/AppData/Local/Temp/alt6784_209020132415130871.dir/0023_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.001s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_reset_controller_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:reset_controller_internal"
   kind="altera_pcie_internal_reset_controller_qsys"
   version="15.1"
   name="altera_pcie_hard_ip_reset_controller">
  <parameter name="cyclone4" value="1" />
  <parameter name="link_width" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="reset_controller_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 202 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_pipe_interface_qsys:15.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:pipe_interface_internal"
   kind="altera_pcie_internal_pipe_interface_qsys"
   version="15.1"
   name="altpcie_pipe_interface">
  <parameter name="max_link_width" value="1" />
  <parameter name="link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="AUTO_CORE_CLK_OUT_CLOCK_RATE" value="125000000" />
  <parameter name="p_pcie_hip_type" value="2" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/altera_lite/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="pipe_interface_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 201 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=4,READLATENCY_CYCLES=4,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=1,ZERO_WRITE_DELAY=1"
   instancePathKey="de2i_150_qsys:.:ssram0:.:tdt"
   kind="altera_tristate_controller_translator"
   version="15.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_ssram0" as="tdt" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 199 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram0</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=4,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=22,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:ssram0:.:slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_ssram0" as="slave_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="onchip_memory_s1_translator,sram0_s1_translator,pcie_ip_txs_translator,ssram0_uas_translator,ssram1_uas_translator,led_s1_translator,button_s1_translator,pio_size_s1_translator,chip_sel_s1_translator,width_s1_translator,height_s1_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_cra_translator,sgdma_csr_translator" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 198 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>ssram0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,AV_ADDRESS_W=22,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=0,AV_READ_LATENCY=4,AV_READ_WAIT=0,AV_SETUP_WAIT=0,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="de2i_150_qsys:.:ssram0:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="15.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_ssram0" as="tda" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 197 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram0</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;../ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,NUM_INTERFACES=2,REALTIME_MODULE_ORIGIN_LIST=ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,,,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=22,4,1,1,1,32,1,22,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,,,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="de2i_150_qsys:.:tristate_conduit_pin_sharer_0:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="15.1"
   name="de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,,tcm_data_in,,,,,,,tcm_data_in" />
  <parameter
     name="SIGNAL_OUTPUT_ENABLE_NAMES"
     value=",,,,,tcm_data_outen,,,,,,,tcm_data_outen" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_WIDTH"
     value="22,4,1,1,1,32,1,22,4,1,1,1,32,1" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;slave name=&quot;tcs1&quot;&gt;&lt;master name=&quot;../ssram1.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;22&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter
     name="SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram1.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm,ssram0.tcm" />
  <parameter name="NUM_INTERFACES" value="2" />
  <parameter
     name="REALTIME_SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram1_cs_n,fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_data,ssram0_cs_n" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="22,4,1,1,1,32,1,22,4,1,1,1,32,1" />
  <parameter
     name="REALTIME_SIGNAL_INPUT_NAMES"
     value=",,,,,tcm_data_in,,,,,,,tcm_data_in" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Output,Bidirectional,Output,Output,Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_tristate_conduit_pin_sharer_0"
     as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 196 starting:altera_tristate_conduit_pin_sharer_core "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,NUM_REQUESTERS=2,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="de2i_150_qsys:.:tristate_conduit_pin_sharer_0:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="15.1"
   name="de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter">
  <parameter name="USE_DATA" value="0" />
  <parameter name="NUM_REQUESTERS" value="2" />
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_tristate_conduit_pin_sharer_0"
     as="arbiter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 195 starting:altera_merlin_std_arbitrator "submodules/de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tristate_conduit_pin_sharer_0</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:mem_master_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="15.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="mem_master_avalon_master_translator,pcie_ip_bar1_0_translator,sgdma_m_read_translator,sgdma_m_write_translator,sgdma_descriptor_read_translator,sgdma_descriptor_write_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_bar2_translator" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 194 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mem_master_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mem_master_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;sram0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:mem_master_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="15.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="mem_master_avalon_master_agent,pcie_ip_bar1_0_agent,sgdma_m_read_agent,sgdma_m_write_agent,sgdma_descriptor_read_agent,sgdma_descriptor_write_agent" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_bar2_agent" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 177 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mem_master_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mem_master_avalon_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:onchip_memory_s1_agent"
   kind="altera_merlin_slave_agent"
   version="15.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="onchip_memory_s1_agent,sram0_s1_agent,pcie_ip_txs_agent,ssram0_uas_agent,ssram1_uas_agent,led_s1_agent,button_s1_agent,pio_size_s1_agent,chip_sel_s1_agent,width_s1_agent,height_s1_agent" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_cra_agent,sgdma_csr_agent" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 171 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:onchip_memory_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="onchip_memory_s1_agent_rsp_fifo,onchip_memory_s1_agent_rdata_fifo,sram0_s1_agent_rsp_fifo,sram0_s1_agent_rdata_fifo,pcie_ip_txs_agent_rsp_fifo,pcie_ip_txs_agent_rdata_fifo,ssram0_uas_agent_rsp_fifo,ssram0_uas_agent_rdata_fifo,ssram1_uas_agent_rsp_fifo,ssram1_uas_agent_rdata_fifo,led_s1_agent_rsp_fifo,button_s1_agent_rsp_fifo,pio_size_s1_agent_rsp_fifo,chip_sel_s1_agent_rsp_fifo,width_s1_agent_rsp_fifo,height_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_cra_agent_rsp_fifo,sgdma_csr_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 170 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,7,END_ADDRESS=0x40000,0x10000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x20000:0x40000:both:1:0:0:1,7:10:0x8000000:0x10000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000,0x8000000,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x20000,0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:01:0x20000:0x40000:both:1:0:0:1,7:10:0x8000000:0x10000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="98" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x40000,0x10000000" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="7" />
  <parameter name="DESTINATION_ID" value="4,7" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 144 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=0000010000,0000100000,0001000000,0010000000,0100000000,1000000000,0000000001,0000000100,0000001000,0000000010,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,6,1,10,2,4,8,9,7,END_ADDRESS=0x10,0x30,0x40,0x50,0x60,0x70,0x40000,0x800000,0xc00000,0x10000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=3:0000010000:0x0:0x10:both:1:0:0:1,0:0000100000:0x20:0x30:both:1:0:0:1,6:0001000000:0x30:0x40:both:1:0:0:1,1:0010000000:0x40:0x50:both:1:0:0:1,10:0100000000:0x50:0x60:read:1:0:0:1,2:1000000000:0x60:0x70:read:1:0:0:1,4:0000000001:0x20000:0x40000:both:1:0:0:1,8:0000000100:0x400000:0x800000:both:1:0:0:1,9:0000001000:0x800000:0xc00000:both:1:0:0:1,7:0000000010:0x8000000:0x10000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x40,0x50,0x60,0x20000,0x400000,0x800000,0x8000000,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,both,both,both,read,read,both,both,both,both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20,0x30,0x40,0x50,0x60,0x20000,0x400000,0x800000,0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:0000010000:0x0:0x10:both:1:0:0:1,0:0000100000:0x20:0x30:both:1:0:0:1,6:0001000000:0x30:0x40:both:1:0:0:1,1:0010000000:0x40:0x50:both:1:0:0:1,10:0100000000:0x50:0x60:read:1:0:0:1,2:1000000000:0x60:0x70:read:1:0:0:1,4:0000000001:0x20000:0x40000:both:1:0:0:1,8:0000000100:0x400000:0x800000:both:1:0:0:1,9:0000001000:0x800000:0xc00000:both:1:0:0:1,7:0000000010:0x8000000:0x10000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="137" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="134" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000010000,0000100000,0001000000,0010000000,0100000000,1000000000,0000000001,0000000100,0000001000,0000000010" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,read,read,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="141" />
  <parameter
     name="END_ADDRESS"
     value="0x10,0x30,0x40,0x50,0x60,0x70,0x40000,0x800000,0xc00000,0x10000000" />
  <parameter name="PKT_PROTECTION_L" value="139" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="7" />
  <parameter name="DESTINATION_ID" value="3,0,6,1,10,2,4,8,9,7" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 143 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=00001,01000,10000,00010,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,8,9,7,5,END_ADDRESS=0x40000,0x800000,0xc00000,0x10000000,0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x20000:0x40000:both:1:0:0:1,8:01000:0x400000:0x800000:both:1:0:0:1,9:10000:0x800000:0xc00000:both:1:0:0:1,7:00010:0x8000000:0x10000000:both:1:0:0:1,5:00100:0x80000000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000,0x400000,0x800000,0x8000000,0x80000000,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter
     name="START_ADDRESS"
     value="0x20000,0x400000,0x800000,0x8000000,0x80000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:00001:0x20000:0x40000:both:1:0:0:1,8:01000:0x400000:0x800000:both:1:0:0:1,9:10000:0x800000:0xc00000:both:1:0:0:1,7:00010:0x8000000:0x10000000:both:1:0:0:1,5:00100:0x80000000:0x100000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="137" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="134" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="00001,01000,10000,00010,00100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="141" />
  <parameter
     name="END_ADDRESS"
     value="0x40000,0x800000,0xc00000,0x10000000,0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="139" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="4,8,9,7,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="router_002,router_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x80000000:0x100000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x80000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="5:1:0x80000000:0x100000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="98" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="router_004,router_005" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 140 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:read:1:0:0:1,1:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:read:1:0:0:1,5:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=read,both,read,write"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x0:0x0:read:1:0:0:1,1:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:read:1:0:0:1,5:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="137" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="134" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="141" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="139" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 138 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:read:1:0:0:1,1:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:read:1:0:0:1,5:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=read,both,read,write"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x0:0x0:read:1:0:0:1,1:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:read:1:0:0:1,5:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="98" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 137 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,2,3,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:0001:0x0:0x0:read:1:0:0:1,5:0010:0x0:0x0:write:1:0:0:1,2:0100:0x0:0x0:read:1:0:0:1,3:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=151,TYPE_OF_TRANSACTION=read,write,read,write"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:0001:0x0:0x0:read:1:0:0:1,5:0010:0x0:0x0:write:1:0:0:1,2:0100:0x0:0x0:read:1:0:0:1,3:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="137" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="134" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="141" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="139" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,5,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 136 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,4,5,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,4:010:0x0:0x0:read:1:0:0:1,5:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read,write"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_009"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_009">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:001:0x0:0x0:both:1:0:0:1,4:010:0x0:0x0:read:1:0:0:1,5:100:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="98" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="router_009,router_010" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 135 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=115,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_011"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_router_011">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="98" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="router_011,router_012,router_013,router_014,router_015,router_016" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=128,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=101,PKT_DEST_ID_L=98,PKT_SRC_ID_H=97,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=115,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:mem_master_avalon_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="mem_master_avalon_master_limiter,pcie_ip_bar1_0_limiter,sgdma_m_read_limiter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_bar2_limiter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mem_master_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mem_master_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=11,ST_DATA_W=151"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:onchip_memory_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="104" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="onchip_memory_s1_burst_adapter,sram0_s1_burst_adapter,ssram0_uas_burst_adapter,ssram1_uas_burst_adapter,led_s1_burst_adapter,button_s1_burst_adapter,pio_size_s1_burst_adapter,chip_sel_s1_burst_adapter,width_s1_burst_adapter,height_s1_burst_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_cra_burst_adapter,sgdma_csr_burst_adapter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=11"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 114 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=10,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=11"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="10" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 113 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=11"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 112 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 111 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_004"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="cmd_demux_004,cmd_demux_005,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="cmd_mux,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 108 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 107 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_mux_003"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 105 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_mux_005"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 103 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=151,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_demux,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 97 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 96 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 94 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 86 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="10" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 85 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=11,ST_DATA_W=151,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_mux_002,rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 84 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=11,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux_004"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_mux_004,rsp_mux_005" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 82 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=114,IN_PKT_ORI_BURST_SIZE_L=112,IN_PKT_RESPONSE_STATUS_H=111,IN_PKT_RESPONSE_STATUS_L=110,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=115,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="150" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="148" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="114" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:98) src_id(97:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="112" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter,pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter,pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter,pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter,pcie_ip_bar1_0_to_led_s1_cmd_width_adapter,pcie_ip_bar1_0_to_button_s1_cmd_width_adapter,pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter,pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter,pcie_ip_bar1_0_to_width_s1_cmd_width_adapter,pcie_ip_bar1_0_to_height_s1_cmd_width_adapter,sgdma_m_read_to_sram0_s1_cmd_width_adapter,sgdma_m_read_to_ssram0_uas_cmd_width_adapter,sgdma_m_read_to_ssram1_uas_cmd_width_adapter,sgdma_m_write_to_sram0_s1_cmd_width_adapter,sgdma_m_write_to_ssram0_uas_cmd_width_adapter,sgdma_m_write_to_ssram1_uas_cmd_width_adapter,sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter,sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter,onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter,sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter,sram0_s1_to_sgdma_m_read_rsp_width_adapter,sram0_s1_to_sgdma_m_write_rsp_width_adapter,pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter,pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter,ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter,ssram0_uas_to_sgdma_m_read_rsp_width_adapter,ssram0_uas_to_sgdma_m_write_rsp_width_adapter,ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter,ssram1_uas_to_sgdma_m_read_rsp_width_adapter,ssram1_uas_to_sgdma_m_write_rsp_width_adapter,led_s1_to_pcie_ip_bar1_0_rsp_width_adapter,button_s1_to_pcie_ip_bar1_0_rsp_width_adapter,pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter,chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter,width_s1_to_pcie_ip_bar1_0_rsp_width_adapter,height_s1_to_pcie_ip_bar1_0_rsp_width_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_cra_rsp_width_adapter,sgdma_csr_rsp_width_adapter,pcie_ip_cra_cmd_width_adapter,sgdma_csr_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=11,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="115" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="11" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 44 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="avalon_st_adapter_001,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 36 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x4080,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x4000:both:1:0:0:1,1:10:0x4040:0x4080:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4040,ST_CHANNEL_W=2,ST_DATA_W=145,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x4040" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x4000:both:1:0:0:1,1:10:0x4040:0x4080:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="131" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="135" />
  <parameter name="END_ADDRESS" value="0x4000,0x4080" />
  <parameter name="PKT_PROTECTION_L" value="133" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=109,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="95" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(108:106) response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="109" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="99" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="97" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=2"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=145,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 10 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=145,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 8 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="Z:/Verilog/PCIE_Fundamental/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
