#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d087a1ee30 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x55d087a4bf70_0 .var "clk", 0 0;
v0x55d087a4c030_0 .net "instr_opcode", 5 0, L_0x55d087a4ca40;  1 drivers
v0x55d087a4c140_0 .var/i "passedTests", 31 0;
v0x55d087a4c200_0 .net "prog_count", 31 0, L_0x55d087a1b670;  1 drivers
v0x55d087a4c2f0_0 .net "reg1_addr", 4 0, L_0x55d087a4cb50;  1 drivers
o0x7fa6f7d5ecc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d087a4c430_0 .net "reg1_data", 31 0, o0x7fa6f7d5ecc8;  0 drivers
v0x55d087a4c4f0_0 .net "reg2_addr", 4 0, L_0x55d087a4cbf0;  1 drivers
o0x7fa6f7d5ecf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d087a4c5e0_0 .net "reg2_data", 31 0, o0x7fa6f7d5ecf8;  0 drivers
v0x55d087a4c6a0_0 .var "rst", 0 0;
v0x55d087a4c7d0_0 .var/i "totalTests", 31 0;
v0x55d087a4c890_0 .net "write_reg_addr", 4 0, L_0x55d087a4cd20;  1 drivers
o0x7fa6f7d5ed58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d087a4c950_0 .net "write_reg_data", 31 0, o0x7fa6f7d5ed58;  0 drivers
E_0x55d0879f5c70 .event negedge, v0x55d087a44630_0;
S_0x55d087a0bcd0 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x55d087a1ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x55d087a1ec70 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x55d087a1ecb0 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x55d087a1b670 .functor BUFZ 32, v0x55d087a44fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d087a5f180 .functor AND 1, v0x55d087a43250_0, v0x55d087a1b710_0, C4<1>, C4<1>;
v0x55d087a496f0_0 .net *"_ivl_11", 15 0, L_0x55d087a4cdf0;  1 drivers
L_0x7fa6f7d14180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d087a497f0_0 .net *"_ivl_23", 26 0, L_0x7fa6f7d14180;  1 drivers
L_0x7fa6f7d141c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d087a498d0_0 .net *"_ivl_28", 26 0, L_0x7fa6f7d141c8;  1 drivers
v0x55d087a49990_0 .net *"_ivl_42", 15 0, L_0x55d087a5e290;  1 drivers
L_0x7fa6f7d14210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d087a49a70_0 .net *"_ivl_46", 15 0, L_0x7fa6f7d14210;  1 drivers
L_0x7fa6f7d14258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55d087a49ba0_0 .net *"_ivl_51", 2 0, L_0x7fa6f7d14258;  1 drivers
v0x55d087a49c80_0 .net *"_ivl_61", 15 0, L_0x55d087a5ebd0;  1 drivers
v0x55d087a49d60_0 .net *"_ivl_62", 31 0, L_0x55d087a5ec70;  1 drivers
L_0x7fa6f7d142e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d087a49e40_0 .net *"_ivl_65", 15 0, L_0x7fa6f7d142e8;  1 drivers
v0x55d087a49f20_0 .net *"_ivl_68", 29 0, L_0x55d087a5ee50;  1 drivers
L_0x7fa6f7d14330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d087a4a000_0 .net *"_ivl_70", 1 0, L_0x7fa6f7d14330;  1 drivers
v0x55d087a4a0e0_0 .net "aluctrloutalu", 0 0, L_0x55d087a5e0e0;  1 drivers
v0x55d087a4a1a0_0 .net "alumuxout", 31 0, L_0x55d087a5e1f0;  1 drivers
v0x55d087a4a260_0 .net "aluopaluctrl", 1 0, v0x55d087a430f0_0;  1 drivers
v0x55d087a4a370_0 .net "aluout", 7 0, L_0x55d087a5e660;  1 drivers
v0x55d087a4a430_0 .net "alusrcmux", 0 0, v0x55d087a431b0_0;  1 drivers
v0x55d087a4a520_0 .net "branchandmux", 0 0, v0x55d087a43250_0;  1 drivers
v0x55d087a4a5c0_0 .net "clk", 0 0, v0x55d087a4bf70_0;  1 drivers
v0x55d087a4a660_0 .net "datamemmuxchan2", 31 0, L_0x55d087a5eac0;  1 drivers
o0x7fa6f7d5e218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d087a4a700_0 .net "datamuxwritedataout", 31 0, o0x7fa6f7d5e218;  0 drivers
v0x55d087a4a7a0_0 .net "instr_extend", 0 0, L_0x55d087a4ce90;  1 drivers
v0x55d087a4a840_0 .net "instr_opcode", 5 0, L_0x55d087a4ca40;  alias, 1 drivers
v0x55d087a4a910_0 .net "instruction_out", 31 0, L_0x55d087a117e0;  1 drivers
v0x55d087a4a9e0_0 .net "memreaddatamem", 0 0, v0x55d087a433d0_0;  1 drivers
v0x55d087a4aab0_0 .net "memtoregmux", 0 0, v0x55d087a434e0_0;  1 drivers
v0x55d087a4ab80_0 .net "memwritedatamem", 0 0, v0x55d087a435a0_0;  1 drivers
v0x55d087a4ac70_0 .net "pc_in", 31 0, L_0x55d087a5ed60;  1 drivers
v0x55d087a4ad60_0 .net "pc_out", 31 0, v0x55d087a44fe0_0;  1 drivers
v0x55d087a4ae50_0 .net "pcadderout", 31 0, v0x55d087a48b00_0;  1 drivers
v0x55d087a4aef0_0 .net "prog_count", 31 0, L_0x55d087a1b670;  alias, 1 drivers
v0x55d087a4afd0_0 .net "reg1_addr", 4 0, L_0x55d087a4cb50;  alias, 1 drivers
v0x55d087a4b090_0 .net "reg1_data", 31 0, o0x7fa6f7d5ecc8;  alias, 0 drivers
v0x55d087a4b150_0 .net "reg2_addr", 4 0, L_0x55d087a4cbf0;  alias, 1 drivers
v0x55d087a4b420_0 .net "reg2_data", 31 0, o0x7fa6f7d5ecf8;  alias, 0 drivers
v0x55d087a4b4e0_0 .net "regdata1", 31 0, L_0x55d087a29e20;  1 drivers
v0x55d087a4b5a0_0 .net "regdata2", 31 0, L_0x55d087a5da70;  1 drivers
v0x55d087a4b690_0 .net "regdstselectin", 0 0, v0x55d087a43660_0;  1 drivers
v0x55d087a4b780_0 .net "regwriteregwrite", 0 0, v0x55d087a43720_0;  1 drivers
v0x55d087a4b870_0 .net "rst", 0 0, v0x55d087a4c6a0_0;  1 drivers
v0x55d087a4b910_0 .net "shiftleft2", 31 0, L_0x55d087a5ef40;  1 drivers
v0x55d087a4b9d0_0 .net "step5muxand", 0 0, L_0x55d087a5f180;  1 drivers
v0x55d087a4ba70_0 .net "step5muxchan2", 31 0, v0x55d087a47b00_0;  1 drivers
v0x55d087a4bb10_0 .net "write_reg_addr", 4 0, L_0x55d087a4cd20;  alias, 1 drivers
v0x55d087a4bbd0_0 .net "write_reg_data", 31 0, o0x7fa6f7d5ed58;  alias, 0 drivers
v0x55d087a4bcb0_0 .net "writeregmuxout", 4 0, L_0x55d087a5dea0;  1 drivers
v0x55d087a4bd70_0 .net "zero", 0 0, v0x55d087a1b710_0;  1 drivers
L_0x55d087a4ca40 .part L_0x55d087a117e0, 26, 6;
L_0x55d087a4cb50 .part L_0x55d087a117e0, 21, 5;
L_0x55d087a4cbf0 .part L_0x55d087a117e0, 16, 5;
L_0x55d087a4cd20 .part L_0x55d087a117e0, 11, 5;
L_0x55d087a4cdf0 .part L_0x55d087a117e0, 0, 16;
L_0x55d087a4ce90 .part L_0x55d087a4cdf0, 0, 1;
L_0x55d087a5d3e0 .part v0x55d087a44fe0_0, 0, 8;
L_0x55d087a5dbd0 .concat [ 5 27 0 0], L_0x55d087a4cbf0, L_0x7fa6f7d14180;
L_0x55d087a5dd60 .concat [ 5 27 0 0], L_0x55d087a4cd20, L_0x7fa6f7d141c8;
L_0x55d087a5dea0 .part L_0x55d087a5db30, 0, 5;
L_0x55d087a5e040 .part L_0x55d087a117e0, 0, 6;
L_0x55d087a5e0e0 .part v0x55d087a42d30_0, 0, 1;
L_0x55d087a5e290 .part L_0x55d087a117e0, 0, 16;
L_0x55d087a5e360 .concat [ 16 16 0 0], L_0x55d087a5e290, L_0x7fa6f7d14210;
L_0x55d087a5e520 .concat [ 1 3 0 0], L_0x55d087a5e0e0, L_0x7fa6f7d14258;
L_0x55d087a5e660 .part v0x55d087a17bb0_0, 0, 8;
L_0x55d087a5ebd0 .part L_0x55d087a117e0, 0, 16;
L_0x55d087a5ec70 .concat [ 16 16 0 0], L_0x55d087a5ebd0, L_0x7fa6f7d142e8;
L_0x55d087a5ee50 .part L_0x55d087a5ec70, 0, 30;
L_0x55d087a5ef40 .concat [ 2 30 0 0], L_0x7fa6f7d14330, L_0x55d087a5ee50;
S_0x55d087a0d500 .scope module, "ALU" "alu" 3 133, 4 29 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x55d087a289c0_0 .net "alu_control_in", 3 0, L_0x55d087a5e520;  1 drivers
v0x55d087a17bb0_0 .var "alu_result_out", 31 0;
L_0x7fa6f7d14450 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x55d087a129e0_0 .net "channel_a_in", 31 0, L_0x7fa6f7d14450;  1 drivers
v0x55d087a1fa40_0 .net "channel_b_in", 31 0, L_0x55d087a5e1f0;  alias, 1 drivers
v0x55d087a1ebd0_0 .var "temp", 31 0;
v0x55d087a1b710_0 .var "zero_out", 0 0;
E_0x55d0879f5e40 .event edge, v0x55d087a289c0_0, v0x55d087a129e0_0, v0x55d087a1fa40_0, v0x55d087a1ebd0_0;
S_0x55d087a187f0 .scope module, "ALUControl" "alu_control" 3 122, 5 27 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x55d087a11870_0 .net "alu_op", 1 0, v0x55d087a430f0_0;  alias, 1 drivers
v0x55d087a42d30_0 .var "alu_out", 3 0;
v0x55d087a42e10_0 .net "instruction_5_0", 5 0, L_0x55d087a5e040;  1 drivers
E_0x55d0879f6630 .event edge, v0x55d087a11870_0, v0x55d087a42e10_0;
S_0x55d087a18f10 .scope module, "Control" "control_unit" 3 93, 6 27 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x55d087a430f0_0 .var "alu_op", 1 0;
v0x55d087a431b0_0 .var "alu_src", 0 0;
v0x55d087a43250_0 .var "branch", 0 0;
v0x55d087a432f0_0 .net "instr_op", 5 0, L_0x55d087a4ca40;  alias, 1 drivers
v0x55d087a433d0_0 .var "mem_read", 0 0;
v0x55d087a434e0_0 .var "mem_to_reg", 0 0;
v0x55d087a435a0_0 .var "mem_write", 0 0;
v0x55d087a43660_0 .var "reg_dst", 0 0;
v0x55d087a43720_0 .var "reg_write", 0 0;
E_0x55d0879c0c70 .event edge, v0x55d087a432f0_0;
S_0x55d087a1b970 .scope module, "DataMemory" "cpumemory" 3 141, 7 28 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x55d087a1eb40 .param/str "FILENAME" 0 7 28, "init.coe";
P_0x55d087a1eb80 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
L_0x55d087a5e180 .functor BUFZ 32, L_0x55d087a5e790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d087a5eac0 .functor BUFZ 32, L_0x55d087a5e8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d087a43b20_0 .net *"_ivl_0", 31 0, L_0x55d087a5e790;  1 drivers
v0x55d087a43c20_0 .net *"_ivl_10", 9 0, L_0x55d087a5e980;  1 drivers
L_0x7fa6f7d142a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d087a43d00_0 .net *"_ivl_13", 1 0, L_0x7fa6f7d142a0;  1 drivers
L_0x7fa6f7d14498 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x55d087a43dc0_0 .net *"_ivl_2", 9 0, L_0x7fa6f7d14498;  1 drivers
v0x55d087a43ea0_0 .net *"_ivl_8", 31 0, L_0x55d087a5e8b0;  1 drivers
v0x55d087a43fd0 .array "buff", 0 255, 31 0;
v0x55d087a44090_0 .net "clk", 0 0, v0x55d087a4bf70_0;  alias, 1 drivers
v0x55d087a44150_0 .net "data_address", 7 0, L_0x55d087a5e660;  alias, 1 drivers
v0x55d087a44230_0 .net "data_mem_write", 0 0, v0x55d087a435a0_0;  alias, 1 drivers
v0x55d087a442d0_0 .net "data_read_data", 31 0, L_0x55d087a5eac0;  alias, 1 drivers
v0x55d087a44390_0 .net "data_write_data", 31 0, L_0x55d087a5da70;  alias, 1 drivers
v0x55d087a44470_0 .net "instr_instruction", 31 0, L_0x55d087a5e180;  1 drivers
o0x7fa6f7d5d858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d087a44550_0 .net "instr_read_address", 7 0, o0x7fa6f7d5d858;  0 drivers
v0x55d087a44630_0 .net "rst", 0 0, v0x55d087a4c6a0_0;  alias, 1 drivers
E_0x55d087a2a080 .event posedge, v0x55d087a44090_0;
L_0x55d087a5e790 .array/port v0x55d087a43fd0, L_0x7fa6f7d14498;
L_0x55d087a5e8b0 .array/port v0x55d087a43fd0, L_0x55d087a5e980;
L_0x55d087a5e980 .concat [ 8 2 0 0], L_0x55d087a5e660, L_0x7fa6f7d142a0;
S_0x55d087a1c3f0 .scope module, "MuxAlu" "mux_2_1" 3 127, 8 25 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x55d087a44840 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x55d087a448e0_0 .net "data_out", 31 0, L_0x55d087a5e1f0;  alias, 1 drivers
L_0x7fa6f7d14408 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x55d087a449c0_0 .net "datain1", 31 0, L_0x7fa6f7d14408;  1 drivers
v0x55d087a44a80_0 .net "datain2", 31 0, L_0x55d087a5e360;  1 drivers
v0x55d087a44b70_0 .net "select_in", 0 0, v0x55d087a431b0_0;  alias, 1 drivers
L_0x55d087a5e1f0 .functor MUXZ 32, L_0x7fa6f7d14408, L_0x55d087a5e360, v0x55d087a431b0_0, C4<>;
S_0x55d087a1e670 .scope module, "PC" "gen_register" 3 71, 9 25 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x55d087a44d20 .param/l "WORD_SIZE" 0 9 27, +C4<00000000000000000000000000100000>;
v0x55d087a44e30_0 .net "clk", 0 0, v0x55d087a4bf70_0;  alias, 1 drivers
v0x55d087a44f20_0 .net "data_in", 31 0, L_0x55d087a5ed60;  alias, 1 drivers
v0x55d087a44fe0_0 .var "data_out", 31 0;
v0x55d087a450d0_0 .net "rst", 0 0, v0x55d087a4c6a0_0;  alias, 1 drivers
v0x55d087a451a0_0 .net "write_en", 0 0, v0x55d087a4bf70_0;  alias, 1 drivers
E_0x55d087a2a120 .event posedge, v0x55d087a44090_0, v0x55d087a44630_0;
S_0x55d087a45360 .scope module, "RAM" "cpumemory" 3 81, 7 28 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x55d087a1ea10 .param/str "FILENAME" 0 7 28, "init.coe";
P_0x55d087a1ea50 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
L_0x55d087a117e0 .functor BUFZ 32, L_0x55d087a5cfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d087a29db0 .functor BUFZ 32, L_0x55d087a5d290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d087a45720_0 .net *"_ivl_0", 31 0, L_0x55d087a5cfd0;  1 drivers
L_0x7fa6f7d143c0 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x55d087a45820_0 .net *"_ivl_10", 9 0, L_0x7fa6f7d143c0;  1 drivers
v0x55d087a45900_0 .net *"_ivl_2", 9 0, L_0x55d087a5d0d0;  1 drivers
L_0x7fa6f7d140a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d087a459c0_0 .net *"_ivl_5", 1 0, L_0x7fa6f7d140a8;  1 drivers
v0x55d087a45aa0_0 .net *"_ivl_8", 31 0, L_0x55d087a5d290;  1 drivers
v0x55d087a45bd0 .array "buff", 0 255, 31 0;
v0x55d087a45c90_0 .net "clk", 0 0, v0x55d087a4bf70_0;  alias, 1 drivers
o0x7fa6f7d5dd98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d087a45d30_0 .net "data_address", 7 0, o0x7fa6f7d5dd98;  0 drivers
o0x7fa6f7d5ddc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d087a45e10_0 .net "data_mem_write", 0 0, o0x7fa6f7d5ddc8;  0 drivers
v0x55d087a45ed0_0 .net "data_read_data", 31 0, L_0x55d087a29db0;  1 drivers
o0x7fa6f7d5de28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d087a45fb0_0 .net "data_write_data", 31 0, o0x7fa6f7d5de28;  0 drivers
v0x55d087a46090_0 .net "instr_instruction", 31 0, L_0x55d087a117e0;  alias, 1 drivers
v0x55d087a46170_0 .net "instr_read_address", 7 0, L_0x55d087a5d3e0;  1 drivers
v0x55d087a46250_0 .net "rst", 0 0, v0x55d087a4c6a0_0;  alias, 1 drivers
L_0x55d087a5cfd0 .array/port v0x55d087a45bd0, L_0x55d087a5d0d0;
L_0x55d087a5d0d0 .concat [ 8 2 0 0], L_0x55d087a5d3e0, L_0x7fa6f7d140a8;
L_0x55d087a5d290 .array/port v0x55d087a45bd0, L_0x7fa6f7d143c0;
S_0x55d087a46440 .scope module, "Registers" "cpu_registers" 3 104, 10 28 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x55d087a29e20 .functor BUFZ 32, L_0x55d087a5d560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d087a5da70 .functor BUFZ 32, L_0x55d087a5d7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d087a46700 .array "RFILE", 0 31, 31 0;
v0x55d087a467e0_0 .net *"_ivl_0", 31 0, L_0x55d087a5d560;  1 drivers
v0x55d087a468c0_0 .net *"_ivl_10", 6 0, L_0x55d087a5d870;  1 drivers
L_0x7fa6f7d14138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d087a46980_0 .net *"_ivl_13", 1 0, L_0x7fa6f7d14138;  1 drivers
v0x55d087a46a60_0 .net *"_ivl_2", 6 0, L_0x55d087a5d600;  1 drivers
L_0x7fa6f7d140f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d087a46b90_0 .net *"_ivl_5", 1 0, L_0x7fa6f7d140f0;  1 drivers
v0x55d087a46c70_0 .net *"_ivl_8", 31 0, L_0x55d087a5d7d0;  1 drivers
v0x55d087a46d50_0 .net "clk", 0 0, v0x55d087a4bf70_0;  alias, 1 drivers
v0x55d087a46e80_0 .var/i "i", 31 0;
v0x55d087a46ff0_0 .net "read_data_1", 31 0, L_0x55d087a29e20;  alias, 1 drivers
v0x55d087a470d0_0 .net "read_data_2", 31 0, L_0x55d087a5da70;  alias, 1 drivers
v0x55d087a47190_0 .net "read_register_1", 4 0, L_0x55d087a4cb50;  alias, 1 drivers
v0x55d087a47250_0 .net "read_register_2", 4 0, L_0x55d087a4cbf0;  alias, 1 drivers
v0x55d087a47330_0 .net "reg_write", 0 0, v0x55d087a43720_0;  alias, 1 drivers
v0x55d087a473d0_0 .net "rst", 0 0, v0x55d087a4c6a0_0;  alias, 1 drivers
v0x55d087a47470_0 .net "write_data", 31 0, o0x7fa6f7d5e218;  alias, 0 drivers
v0x55d087a47530_0 .net "write_register", 4 0, L_0x55d087a5dea0;  alias, 1 drivers
L_0x55d087a5d560 .array/port v0x55d087a46700, L_0x55d087a5d600;
L_0x55d087a5d600 .concat [ 5 2 0 0], L_0x55d087a4cb50, L_0x7fa6f7d140f0;
L_0x55d087a5d7d0 .array/port v0x55d087a46700, L_0x55d087a5d870;
L_0x55d087a5d870 .concat [ 5 2 0 0], L_0x55d087a4cbf0, L_0x7fa6f7d14138;
S_0x55d087a47730 .scope module, "Step5" "alu" 3 157, 4 29 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fa6f7d14378 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55d087a47a00_0 .net "alu_control_in", 3 0, L_0x7fa6f7d14378;  1 drivers
v0x55d087a47b00_0 .var "alu_result_out", 31 0;
v0x55d087a47be0_0 .net "channel_a_in", 31 0, v0x55d087a48b00_0;  alias, 1 drivers
v0x55d087a47cd0_0 .net "channel_b_in", 31 0, L_0x55d087a5ef40;  alias, 1 drivers
v0x55d087a47db0_0 .var "temp", 31 0;
v0x55d087a47e90_0 .var "zero_out", 0 0;
E_0x55d087a47970 .event edge, v0x55d087a47a00_0, v0x55d087a47be0_0, v0x55d087a47cd0_0, v0x55d087a47db0_0;
S_0x55d087a47ff0 .scope module, "WriteRegMux" "mux_2_1" 3 115, 8 25 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x55d087a48180 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x55d087a482e0_0 .net "data_out", 31 0, L_0x55d087a5db30;  1 drivers
v0x55d087a483e0_0 .net "datain1", 31 0, L_0x55d087a5dbd0;  1 drivers
v0x55d087a484c0_0 .net "datain2", 31 0, L_0x55d087a5dd60;  1 drivers
v0x55d087a485b0_0 .net "select_in", 0 0, v0x55d087a43660_0;  alias, 1 drivers
L_0x55d087a5db30 .functor MUXZ 32, L_0x55d087a5dbd0, L_0x55d087a5dd60, v0x55d087a43660_0, C4<>;
S_0x55d087a48710 .scope module, "pc_adder" "alu" 3 61, 4 29 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fa6f7d14018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55d087a48a00_0 .net "alu_control_in", 3 0, L_0x7fa6f7d14018;  1 drivers
v0x55d087a48b00_0 .var "alu_result_out", 31 0;
v0x55d087a48bf0_0 .net "channel_a_in", 31 0, v0x55d087a44fe0_0;  alias, 1 drivers
L_0x7fa6f7d14060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d087a48cf0_0 .net "channel_b_in", 31 0, L_0x7fa6f7d14060;  1 drivers
v0x55d087a48d90_0 .var "temp", 31 0;
v0x55d087a48ec0_0 .var "zero_out", 0 0;
E_0x55d087a48970 .event edge, v0x55d087a48a00_0, v0x55d087a44fe0_0, v0x55d087a48cf0_0, v0x55d087a48d90_0;
S_0x55d087a49020 .scope module, "step5mux" "mux_2_1" 3 167, 8 25 0, S_0x55d087a0bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x55d087a49200 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x55d087a492d0_0 .net "data_out", 31 0, L_0x55d087a5ed60;  alias, 1 drivers
v0x55d087a493e0_0 .net "datain1", 31 0, v0x55d087a48b00_0;  alias, 1 drivers
v0x55d087a494d0_0 .net "datain2", 31 0, v0x55d087a47b00_0;  alias, 1 drivers
v0x55d087a495a0_0 .net "select_in", 0 0, L_0x55d087a5f180;  alias, 1 drivers
L_0x55d087a5ed60 .functor MUXZ 32, v0x55d087a48b00_0, v0x55d087a47b00_0, L_0x55d087a5f180, C4<>;
    .scope S_0x55d087a48710;
T_0 ;
    %wait E_0x55d087a48970;
    %load/vec4 v0x55d087a48a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x55d087a48bf0_0;
    %load/vec4 v0x55d087a48cf0_0;
    %and;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x55d087a48bf0_0;
    %load/vec4 v0x55d087a48cf0_0;
    %or;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55d087a48bf0_0;
    %load/vec4 v0x55d087a48cf0_0;
    %add;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55d087a48bf0_0;
    %load/vec4 v0x55d087a48cf0_0;
    %sub;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55d087a48bf0_0;
    %load/vec4 v0x55d087a48cf0_0;
    %or;
    %inv;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55d087a48bf0_0;
    %load/vec4 v0x55d087a48cf0_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a48d90_0, 0, 32;
T_0.9 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d087a48d90_0;
    %store/vec4 v0x55d087a48b00_0, 0, 32;
    %load/vec4 v0x55d087a48d90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x55d087a48ec0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d087a1e670;
T_1 ;
    %wait E_0x55d087a2a120;
    %load/vec4 v0x55d087a450d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d087a44fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d087a44e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d087a451a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d087a44f20_0;
    %assign/vec4 v0x55d087a44fe0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d087a45360;
T_2 ;
    %vpi_call 7 49 "$readmemb", P_0x55d087a1ea10, v0x55d087a45bd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d087a45360;
T_3 ;
    %wait E_0x55d087a2a080;
    %load/vec4 v0x55d087a45e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d087a45fb0_0;
    %load/vec4 v0x55d087a45d30_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55d087a45bd0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d087a18f10;
T_4 ;
    %wait E_0x55d0879c0c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a43660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a43250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a433d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a434e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d087a430f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a435a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a431b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a43720_0, 0, 1;
    %load/vec4 v0x55d087a432f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a43250_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a43660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a43720_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d087a430f0_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a431b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a43720_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a431b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a434e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a43720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a433d0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a431b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a435a0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a43660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a43250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d087a430f0_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d087a46440;
T_5 ;
    %wait E_0x55d087a2a080;
    %load/vec4 v0x55d087a473d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a46e80_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55d087a46e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55d087a46e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d087a46700, 0, 4;
    %load/vec4 v0x55d087a46e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d087a46e80_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d087a47330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55d087a47470_0;
    %load/vec4 v0x55d087a47530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d087a46700, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d087a187f0;
T_6 ;
    %wait E_0x55d0879f6630;
    %load/vec4 v0x55d087a11870_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d087a11870_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55d087a42e10_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55d087a42d30_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d087a0d500;
T_7 ;
    %wait E_0x55d0879f5e40;
    %load/vec4 v0x55d087a289c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x55d087a129e0_0;
    %load/vec4 v0x55d087a1fa40_0;
    %and;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x55d087a129e0_0;
    %load/vec4 v0x55d087a1fa40_0;
    %or;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x55d087a129e0_0;
    %load/vec4 v0x55d087a1fa40_0;
    %add;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x55d087a129e0_0;
    %load/vec4 v0x55d087a1fa40_0;
    %sub;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x55d087a129e0_0;
    %load/vec4 v0x55d087a1fa40_0;
    %or;
    %inv;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x55d087a129e0_0;
    %load/vec4 v0x55d087a1fa40_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a1ebd0_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d087a1ebd0_0;
    %store/vec4 v0x55d087a17bb0_0, 0, 32;
    %load/vec4 v0x55d087a1ebd0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x55d087a1b710_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d087a1b970;
T_8 ;
    %vpi_call 7 49 "$readmemb", P_0x55d087a1eb40, v0x55d087a43fd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55d087a1b970;
T_9 ;
    %wait E_0x55d087a2a080;
    %load/vec4 v0x55d087a44230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55d087a44390_0;
    %load/vec4 v0x55d087a44150_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55d087a43fd0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d087a47730;
T_10 ;
    %wait E_0x55d087a47970;
    %load/vec4 v0x55d087a47a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x55d087a47be0_0;
    %load/vec4 v0x55d087a47cd0_0;
    %and;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x55d087a47be0_0;
    %load/vec4 v0x55d087a47cd0_0;
    %or;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x55d087a47be0_0;
    %load/vec4 v0x55d087a47cd0_0;
    %add;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x55d087a47be0_0;
    %load/vec4 v0x55d087a47cd0_0;
    %sub;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x55d087a47be0_0;
    %load/vec4 v0x55d087a47cd0_0;
    %or;
    %inv;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x55d087a47be0_0;
    %load/vec4 v0x55d087a47cd0_0;
    %cmp/u;
    %jmp/0xz  T_10.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a47db0_0, 0, 32;
T_10.9 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55d087a47db0_0;
    %store/vec4 v0x55d087a47b00_0, 0, 32;
    %load/vec4 v0x55d087a47db0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %pad/s 1;
    %store/vec4 v0x55d087a47e90_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d087a1ee30;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a4c140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d087a4c7d0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x55d087a1ee30;
T_12 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55d087a1ee30;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a4bf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a4c6a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a4bf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d087a4c6a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a4bf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d087a4c6a0_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55d087a4bf70_0;
    %inv;
    %store/vec4 v0x55d087a4bf70_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x55d087a1ee30;
T_14 ;
    %wait E_0x55d0879f5c70;
    %wait E_0x55d087a2a080;
    %wait E_0x55d087a2a080;
    %delay 1000, 0;
    %load/vec4 v0x55d087a4c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d087a4c7d0_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x55d087a4c7d0_0 {0 0 0};
    %load/vec4 v0x55d087a4c890_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55d087a4c950_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55d087a4c140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d087a4c140_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_14.1 ;
    %wait E_0x55d087a2a080;
    %delay 1000, 0;
    %load/vec4 v0x55d087a4c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d087a4c7d0_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x55d087a4c7d0_0 {0 0 0};
    %load/vec4 v0x55d087a4c890_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55d087a4c950_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55d087a4c140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d087a4c140_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_14.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x55d087a4c140_0, v0x55d087a4c7d0_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "cpumemory.v";
    "mux_2_1.v";
    "gen_register.v";
    "cpu_registers.v";
