{"vcs1":{"timestamp_begin":1681674820.809659158, "rt":0.79, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681674821.630039594, "rt":1.05, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681674822.701554878, "rt":0.54, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681674820.512187849}
{"VCS_COMP_START_TIME": 1681674820.512187849}
{"VCS_COMP_END_TIME": 1681674823.970065773}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
