/home/xxx/labs-from-potato/5/arcitecture/lr1/testbench.v {1 {vlog -work work -stats=none /home/xxx/labs-from-potato/5/arcitecture/lr1/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module coder_tb

Top level modules:
	coder_tb

} {} {}} /home/xxx/labs-from-potato/5/arcitecture/lr1/dms.v {1 {vlog -work work -stats=none /home/xxx/labs-from-potato/5/arcitecture/lr1/dms.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dms

Top level modules:
	dms

} {} {}} /home/xxx/labs-from-potato/5/arcitecture/lr1/my_testbench.v {1 {vlog -work work -stats=none /home/xxx/labs-from-potato/5/arcitecture/lr1/my_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module my_tb

Top level modules:
	my_tb

} {} {}} /home/xxx/labs-from-potato/5/arcitecture/lr1/coder.v {1 {vlog -work work -stats=none /home/xxx/labs-from-potato/5/arcitecture/lr1/coder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module coder

Top level modules:
	coder

} {} {}}
