
-- This file has been automatically generated by SimUAid.

library ieee;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

library SimUAid_synthesis_Package;
use SimUAid_synthesis_Package.SimuAid_synthesis_pack.all;

entity SM is
port(X, clk, rst: in STD_LOGIC;

	Z, Q1, Q2, Q3: out STD_LOGIC
	);
end SM;

architecture Structure of SM is
	signal Vnet_0, Vnet_1, Vnet_2, Vnet_3, D1, Q1_p, Vnet_4, D2, Q2_p, D3, 
		Q3_p, Vnet_5, X_p: STD_LOGIC;
begin
	VHDL_Device_0: Dflipflop port map (clk, D1, Vnet_5, rst, Vnet_0, Q1_p);
	VHDL_Device_1: Dflipflop port map (clk, D2, Vnet_5, rst, Vnet_4, Q2_p);
	VHDL_Device_2: Dflipflop port map (clk, D3, Vnet_5, rst, Q3, Q3_p);
	VHDL_Device_3: inverter port map (X, X_p);
	VHDL_Device_4: or2 port map (X_p, Vnet_1, D1);
	VHDL_Device_5: and3 port map (Vnet_0, Vnet_4, Q3_p, Vnet_1);
	VHDL_Device_6: or3 port map (X, Vnet_0, Vnet_4, D2);
	VHDL_Device_7: and2 port map (X, Q2_p, Vnet_2);
	VHDL_Device_8: and2 port map (Q1_p, Vnet_4, Vnet_3);
	VHDL_Device_9: or2 port map (Vnet_2, Vnet_3, D3);
	VHDL_Device_10: and4 port map (X_p, Q1_p, Vnet_4, Q3_p, Z);
	Q1 <= Vnet_0;
	Q2 <= Vnet_4;
	Vnet_5 <= '1';
end Structure;