{
  "id": "FPGA-IC/RAM-三种模式",
  "title": "RAM-三种模式",
  "description": "readfirst，writefirst，no_charge",
  "source": "@site/docs/FPGA-IC/RAM-三种模式.md",
  "sourceDirName": "FPGA-IC",
  "slug": "/FPGA-IC/RAM-三种模式",
  "permalink": "/docs/FPGA-IC/RAM-三种模式",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/RAM-三种模式.md",
  "tags": [],
  "version": "current",
  "frontMatter": {},
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "QuestaSim-仿真VIVADO-IP",
    "permalink": "/docs/FPGA-IC/QuestaSim-仿真VIVADO-IP"
  },
  "next": {
    "title": "Register",
    "permalink": "/docs/FPGA-IC/Register"
  }
}