// Seed: 125856897
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1;
  wire id_1;
  wire id_2, id_3, id_4;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_3
  );
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    output wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    output supply0 id_8,
    input wire id_9,
    output tri1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input supply1 id_17
);
  wire id_19;
  wire id_20;
  module_0(
      id_20
  );
endmodule
