<module name="PCIe_SS1_EP_CFG_PCIe" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIECTRL_EP_PCIEWIRE_DEVICE_VENDORID" acronym="PCIECTRL_EP_PCIEWIRE_DEVICE_VENDORID" offset="0x0" width="32" description="Device and Vendor ID">
    <bitfield id="DEVICEID" width="16" begin="31" end="16" resetval="0x8888" description="Device ID (CS)" range="" rwaccess="R"/>
    <bitfield id="VENDORID" width="16" begin="15" end="0" resetval="0x104C" description="Vendor ID (CS)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_STATUS_COMMAND_REGISTER" acronym="PCIECTRL_EP_PCIEWIRE_STATUS_COMMAND_REGISTER" offset="0x4" width="32" description="Status and Command registers">
    <bitfield id="DETECT_PARERR" width="1" begin="31" end="31" resetval="0x0" description="Detected Parity Error" range="" rwaccess="RW"/>
    <bitfield id="SIGNAL_SYSERR" width="1" begin="30" end="30" resetval="0x0" description="Signaled System Error" range="" rwaccess="RW"/>
    <bitfield id="RCVD_MASTERABORT" width="1" begin="29" end="29" resetval="0x0" description="Received Master Abort" range="" rwaccess="RW"/>
    <bitfield id="RCVD_TRGTABORT" width="1" begin="28" end="28" resetval="0x0" description="Received Target Abort" range="" rwaccess="RW"/>
    <bitfield id="SIGNAL_TRGTABORT" width="1" begin="27" end="27" resetval="0x0" description="Signaled Target Abort" range="" rwaccess="RW"/>
    <bitfield id="DEVSEL_TIME" width="2" begin="26" end="25" resetval="0x0" description="DevSel Timing, Harsdwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="MASTERDATA_PARERR" width="1" begin="24" end="24" resetval="0x0" description="Master Data Parity Error" range="" rwaccess="RW"/>
    <bitfield id="FAST_B2B" width="1" begin="23" end="23" resetval="0x0" description="Back to Back Capable, Harsdwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C66MHZ_CAP" width="1" begin="21" end="21" resetval="0x0" description="66MHz Capable, Harsdwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="CAP_LIST" width="1" begin="20" end="20" resetval="0x1" description="Capabilities List Hardwired to 1" range="" rwaccess="R"/>
    <bitfield id="INTX_STATUS" width="1" begin="19" end="19" resetval="0x0" description="INTx Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="18" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTX_ASSER_DIS" width="1" begin="10" end="10" resetval="0x0" description="INTx Assertion Disable" range="" rwaccess="RW"/>
    <bitfield id="FAST_BBEN" width="1" begin="9" end="9" resetval="0x0" description="Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="SERR_EN" width="1" begin="8" end="8" resetval="0x0" description="SERR Enable" range="" rwaccess="RW"/>
    <bitfield id="IDSEL_CTRL" width="1" begin="7" end="7" resetval="0x0" description="Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="PARITYERRRESP" width="1" begin="6" end="6" resetval="0x0" description="Parity Error Response" range="" rwaccess="RW"/>
    <bitfield id="VGA_SNOOP" width="1" begin="5" end="5" resetval="0x0" description="Not Applicable forPCI Express Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="MEMWR_INVA" width="1" begin="4" end="4" resetval="0x0" description="Not Applicable for PCI Express Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="SPEC_CYCLE_EN" width="1" begin="3" end="3" resetval="0x0" description="Not Applicable for PCI Express Bit hardwired to 0 for PCIExpress" range="" rwaccess="R"/>
    <bitfield id="BUSMASTER_EN" width="1" begin="2" end="2" resetval="0x0" description="Bus Master Enable" range="" rwaccess="RW"/>
    <bitfield id="MEM_SPACE_EN" width="1" begin="1" end="1" resetval="0x0" description="Memory Space Enable" range="" rwaccess="RW"/>
    <bitfield id="IO_SPACE_EN" width="1" begin="0" end="0" resetval="0x0" description="IO Space Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_CLASSCODE_REVISIONID" acronym="PCIECTRL_EP_PCIEWIRE_CLASSCODE_REVISIONID" offset="0x8" width="32" description="Class code and Revision ID">
    <bitfield id="BASE_CLS_CD" width="8" begin="31" end="24" resetval="0x0" description="Base Class Code (CS)" range="" rwaccess="R"/>
    <bitfield id="SUBCLS_CD" width="8" begin="23" end="16" resetval="0x0" description="Sub Class Code (CS)" range="" rwaccess="R"/>
    <bitfield id="PROG_IF_CODE" width="8" begin="15" end="8" resetval="0x0" description="Programming Interface Code (CS)" range="" rwaccess="R"/>
    <bitfield id="REVID" width="8" begin="7" end="0" resetval="0x1" description="Revision ID (CS)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BIST_HEAD_LAT_CACH" acronym="PCIECTRL_EP_PCIEWIRE_BIST_HEAD_LAT_CACH" offset="0xC" width="32" description="BIST, Header Type, Latency Timer, Cache Line Size">
    <bitfield id="BIST" width="8" begin="31" end="24" resetval="0x0" description="BIST" range="" rwaccess="R"/>
    <bitfield id="MFD" width="1" begin="23" end="23" resetval="0x0" description="MultiFunction Device" range="" rwaccess="R"/>
    <bitfield id="HEAD_TYP" width="7" begin="22" end="16" resetval="0x0" description="Header Type 0x0 = EP header 0x1 = RC header" range="" rwaccess="R"/>
    <bitfield id="MSTR_LAT_TIM" width="8" begin="15" end="8" resetval="0x0" description="Master Latency Timer, Not Applicable for PCIe hence hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="CACH_LN_SZE" width="8" begin="7" end="0" resetval="0x0" description="Cache Line Size, No impact on write, write is allowed only for legacy purpose" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BAR0" acronym="PCIECTRL_EP_PCIEWIRE_BAR0" offset="0x10" width="32" description="Base Address Register 0 Bit #0 is also a WO BAR enable (CS2) BAR Mask is writable (CS2)">
    <bitfield id="BASE_ADDR_RW" width="12" begin="31" end="20" resetval="0x0" description="Base address bits (for a 64-bit BAR, upper base address bits are in BAR above). Unmasked MSBs, as set by BAR mask" range="" rwaccess="RW"/>
    <bitfield id="BASE_ADDR_RO" width="16" begin="19" end="4" resetval="0x0" description="Base address bits (for a 64-bit BAR, upper base address bits are in BAR above). Masked LSBs, as set by BAR mask." range="" rwaccess="R"/>
    <bitfield id="PREFETCHABLE" width="1" begin="3" end="3" resetval="0x1" description="MEM BAR: Prefetchable (CS) I/O BAR: bit 1 is part of I/O address" range="" rwaccess="R"/>
    <bitfield id="AS" width="2" begin="2" end="1" resetval="0x0" description="MEM BAR: Address Size (CS) Read 0x0 = 32 Bit Read 0x2 = 64 Bit" range="" rwaccess="R"/>
    <bitfield id="SPACE_INDICATOR" width="1" begin="0" end="0" resetval="0x0" description="BAR I/O vs memory space indicator (CS) 0x0 = BAR type is Memory 0x1 = BAR type is I/O" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BAR1" acronym="PCIECTRL_EP_PCIEWIRE_BAR1" offset="0x14" width="32" description="Base Address Register 1 If BAR0.AS = 64-bit: upper half of BAR0 base address If BAR0.AS = 32-bit: independent 32-bit BAR Bit #0 is also a WO BAR enable (CS2) BAR Mask is writable (CS2)">
    <bitfield id="BASE_ADDR_RW" width="12" begin="31" end="20" resetval="0x0" description="Base address bits (for a 64-bit BAR, lower base address bits are in BAR below). Unmasked MSBs, as set by BAR mask." range="" rwaccess="RW"/>
    <bitfield id="BASE_ADDR_RO" width="16" begin="19" end="4" resetval="0x0" description="Base address bits (for a 64-bit BAR, lower base address bits are in BAR below). Masked LSBs, as set by BAR mask." range="" rwaccess="R"/>
    <bitfield id="PREFETCHABLE" width="1" begin="3" end="3" resetval="0x1" description="MEM BAR: Prefetchable (CS) I/O BAR: bit 1 is part of I/O address" range="" rwaccess="R"/>
    <bitfield id="AS" width="2" begin="2" end="1" resetval="0x0" description="MEM BAR: Address Size (CS) I/O BAR: bit 0 is always 0, bit 1 is LSBit of I/O address Read 0x0 = 32 Bit Read 0x2 = 64 Bit" range="" rwaccess="R"/>
    <bitfield id="SPACE_INDICATOR" width="1" begin="0" end="0" resetval="0x0" description="BAR I/O vs memory space indicator (CS) 0x0 = BAR type is Memory 0x1 = BAR type is I/O" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BAR2" acronym="PCIECTRL_EP_PCIEWIRE_BAR2" offset="0x18" width="32" description="Base Address Register 2 Bit #0 is also a WO BAR enable (CS2) BAR Mask is writable (CS2)">
    <bitfield id="BASE_ADDR_RW" width="12" begin="31" end="20" resetval="0x0" description="Base address bits (for a 64-bit BAR, upper base address bits are in BAR above). Unmasked MSBs, as set by BAR mask." range="" rwaccess="RW"/>
    <bitfield id="BASE_ADDR_RO" width="16" begin="19" end="4" resetval="0x0" description="Base address bits (for a 64-bit BAR, upper base address bits are in BAR above). Masked LSBs, as set by BAR mask." range="" rwaccess="R"/>
    <bitfield id="PREFETCHABLE" width="1" begin="3" end="3" resetval="0x1" description="MEM BAR: Prefetchable (CS) I/O BAR: bit 1 is part of I/O address" range="" rwaccess="R"/>
    <bitfield id="AS" width="2" begin="2" end="1" resetval="0x0" description="MEM BAR: Address Size (CS) I/O BAR: bit 0 is always 0, bit 1 is LSBit of I/O address Read 0x0 = 32 Bit Read 0x2 = 64 Bit" range="" rwaccess="R"/>
    <bitfield id="SPACE_INDICATOR" width="1" begin="0" end="0" resetval="0x0" description="BAR I/O vs memory space indicator (CS) 0x0 = BAR type is Memory 0x1 = BAR type is I/O" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BAR3" acronym="PCIECTRL_EP_PCIEWIRE_BAR3" offset="0x1C" width="32" description="Base Address Register 3 If BAR2.AS = 64-bit: upper half of BAR2 base address If BAR2.AS = 32-bit: independent 32-bit BAR Bit #0 is also a WO BAR enable (CS2) BAR Mask is writable (CS2)">
    <bitfield id="BASE_ADDR_RW" width="12" begin="31" end="20" resetval="0x0" description="Base address bits (for a 64-bit BAR, lower base address bits are in BAR below). Unmasked MSBs, as set by BAR mask." range="" rwaccess="RW"/>
    <bitfield id="BASE_ADDR_RO" width="16" begin="19" end="4" resetval="0x0" description="Base address bits (for a 64-bit BAR, lower base address bits are in BAR below). Masked LSBs, as set by BAR mask." range="" rwaccess="R"/>
    <bitfield id="PREFETCHABLE" width="1" begin="3" end="3" resetval="0x1" description="MEM BAR: Prefetchable (CS) I/O BAR: bit 1 is part of I/O address" range="" rwaccess="R"/>
    <bitfield id="AS" width="2" begin="2" end="1" resetval="0x0" description="MEM BAR: Address Size (CS) I/O BAR: bit 0 is always 0, bit 1 is LSBit of I/O address Read 0x0 = 32 Bit Read 0x2 = 64 Bit" range="" rwaccess="R"/>
    <bitfield id="SPACE_INDICATOR" width="1" begin="0" end="0" resetval="0x0" description="BAR I/O vs memory space indicator (CS) 0x0 = BAR type is Memory 0x1 = BAR type is I/O" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BAR4" acronym="PCIECTRL_EP_PCIEWIRE_BAR4" offset="0x20" width="32" description="Base Address Register 4 Bit #0 is also a WO BAR enable (CS2) BAR Mask is writable (CS2)">
    <bitfield id="BASE_ADDR_RW" width="20" begin="31" end="12" resetval="0x0" description="Base address bits (for a 64-bit BAR, upper base address bits are in BAR above). Unmasked MSBs, as set by BAR mask." range="" rwaccess="RW"/>
    <bitfield id="BASE_ADDR_RO" width="8" begin="11" end="4" resetval="0x0" description="Base address bits (for a 64-bit BAR, upper base address bits are in BAR above). Masked LSBs, as set by BAR mask." range="" rwaccess="R"/>
    <bitfield id="PREFETCHABLE" width="1" begin="3" end="3" resetval="0x1" description="MEM BAR: Prefetchable (CS) I/O BAR: bit 1 is part of I/O address" range="" rwaccess="R"/>
    <bitfield id="AS" width="2" begin="2" end="1" resetval="0x0" description="MEM BAR: Address Size (CS) I/O BAR: bit 0 is always 0, bit 1 is LSBit of I/O address Read 0x0 = 32 Bit Read 0x2 = 64 Bit" range="" rwaccess="R"/>
    <bitfield id="SPACE_INDICATOR" width="1" begin="0" end="0" resetval="0x0" description="BAR I/O vs memory space indicator (CS) 0x0 = BAR type is Memory 0x1 = BAR type is I/O" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_BAR5" acronym="PCIECTRL_EP_PCIEWIRE_BAR5" offset="0x24" width="32" description="Base Address Register 5 If BAR4.AS = 64-bit: upper half of BAR4 base address If BAR4.AS = 32-bit: independent 32-bit BAR Bit #0 is also a WO BAR enable (CS2) BAR Mask is writable (CS2)">
    <bitfield id="BASE_ADDR_RW" width="12" begin="31" end="20" resetval="0x0" description="Base address bits (for a 64-bit BAR, lower base address bits are in BAR below). Unmasked MSBs, as set by BAR mask." range="" rwaccess="RW"/>
    <bitfield id="BASE_ADDR_RO" width="16" begin="19" end="4" resetval="0x0" description="Base address bits (for a 64-bit BAR, lower base address bits are in BAR below). Masked LSBs, as set by BAR mask." range="" rwaccess="R"/>
    <bitfield id="PREFETCHABLE" width="1" begin="3" end="3" resetval="0x1" description="MEM BAR: Prefetchable (CS) I/O BAR: bit 1 is part of I/O address" range="" rwaccess="R"/>
    <bitfield id="AS" width="2" begin="2" end="1" resetval="0x0" description="MEM BAR: Address Size (CS) I/O BAR: bit 0 is always 0, bit 1 is LSBit of I/O address Read 0x0 = 32 Bit Read 0x2 = 64 Bit" range="" rwaccess="R"/>
    <bitfield id="SPACE_INDICATOR" width="1" begin="0" end="0" resetval="0x0" description="BAR I/O vs memory space indicator (CS) 0x0 = BAR type is Memory 0x1 = BAR type is I/O" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_CARDBUS_CIS_POINTER" acronym="PCIECTRL_EP_PCIEWIRE_CARDBUS_CIS_POINTER" offset="0x28" width="32" description="">
    <bitfield id="CARDBUS_CIS_PTR_N" width="32" begin="31" end="0" resetval="0x0" description="Cardbus CIS pointer (CS)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_SUBID_SUBVENDORID" acronym="PCIECTRL_EP_PCIEWIRE_SUBID_SUBVENDORID" offset="0x2C" width="32" description="">
    <bitfield id="SUBSYS_DEV_ID_N" width="16" begin="31" end="16" resetval="0x1" description="Subsystem ID (CS)" range="" rwaccess="R"/>
    <bitfield id="SUBSYS_VENDOR_ID_N" width="16" begin="15" end="0" resetval="0x0" description="Subsystem Vendor ID (CS)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_EXPANSION_ROM_BAR" acronym="PCIECTRL_EP_PCIEWIRE_EXPANSION_ROM_BAR" offset="0x30" width="32" description="Expansion ROM Base Address Register">
    <bitfield id="EXROM_ADDRESS" width="16" begin="31" end="16" resetval="0x0" description="Expansion ROM address, unmasked (that is, programmable)." range="" rwaccess="RW"/>
    <bitfield id="EXROM_ADDRESS_RO" width="5" begin="15" end="11" resetval="0x0" description="Expansion ROM address, masked." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="10" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EXROM_EN" width="1" begin="0" end="0" resetval="0x0" description="Expansion ROM Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_CAPPTR" acronym="PCIECTRL_EP_PCIEWIRE_CAPPTR" offset="0x34" width="32" description="CapPtr">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAPTR" width="8" begin="7" end="0" resetval="0x40" description="First Capability Pointer (CS)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_INTERRUPT" acronym="PCIECTRL_EP_PCIEWIRE_INTERRUPT" offset="0x3C" width="32" description="Int Pin and line">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="0x1" description="Interrupt Pin (CS)" range="" rwaccess="R"/>
    <bitfield id="INT_LIN" width="8" begin="7" end="0" resetval="0xFF" description="Interrupt Line" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_PM_CAP" acronym="PCIECTRL_EP_PCIEWIRE_PM_CAP" offset="0x40" width="32" description="Power Management Capability structure header">
    <bitfield id="PME_SP" width="5" begin="31" end="27" resetval="0x0B" description="PME Support (CS); Power states from which PME messages can be sent (active hi, one bit per state) Bit 0: from D0 Bit 1: from D1 Bit 2: from D2 Bit 3: from D3hot Bit 4: from D3cold (if Vaux present)" range="" rwaccess="R"/>
    <bitfield id="D2_SP" width="1" begin="26" end="26" resetval="0" description="D2 Support (CS)" range="" rwaccess="R"/>
    <bitfield id="D1_SP" width="1" begin="25" end="25" resetval="1" description="D1 Support (CS)" range="" rwaccess="R"/>
    <bitfield id="AUX_CUR" width="3" begin="24" end="22" resetval="0x0" description="AUX Current (CS)" range="" rwaccess="R"/>
    <bitfield id="DSI" width="1" begin="21" end="21" resetval="0" description="Device Specific Initialization (CS)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PME_CLK" width="1" begin="19" end="19" resetval="0" description="PME Clock, hardwired to 0 (CS)" range="" rwaccess="R"/>
    <bitfield id="PMC_VER" width="3" begin="18" end="16" resetval="0x3" description="Power Management specification version (CS)" range="" rwaccess="R"/>
    <bitfield id="PM_NX_PTR" width="8" begin="15" end="8" resetval="0x50" description="Next Capability Pointer (CS)" range="" rwaccess="R"/>
    <bitfield id="CAP_ID" width="8" begin="7" end="0" resetval="0x01" description="Capability ID" range="" rwaccess="R">
      <bitenum value="1" id="PM" token="CAP_ID_1_r" description="PM"/>
    </bitfield>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_PM_CSR" acronym="PCIECTRL_EP_PCIEWIRE_PM_CSR" offset="0x44" width="32" description="Power Management Control and Status Register">
    <bitfield id="DATA1" width="8" begin="31" end="24" resetval="0x00" description="Data register for additional information (not supported)" range="" rwaccess="R"/>
    <bitfield id="BP_CCE" width="1" begin="23" end="23" resetval="0" description="Bus Power/Clock Control Enable, hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="B2B3_SP" width="1" begin="22" end="22" resetval="0" description="B2/B3 Support, hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="PME_STATUS" width="1" begin="15" end="15" resetval="0" description="PME Status (Sticky bit)" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DATA_SCALE" width="2" begin="14" end="13" resetval="0x0" description="Data Scale (not supported)" range="" rwaccess="R"/>
    <bitfield id="DATA_SEL" width="4" begin="12" end="9" resetval="0x0" description="Data Select (not supported)" range="" rwaccess="R"/>
    <bitfield id="PME_EN" width="1" begin="8" end="8" resetval="0" description="PME Enable (Sticky bit)" range="" rwaccess="RW">
      <bitenum value="0" id="Device_not_enabled_to_generate_PME" token="PME_EN_0" description="Device not enabled to generate PME"/>
      <bitenum value="1" id="PME;_ON,_1" token="PME_EN_1" description="Device enabled to generate PME; implies that Vaux is ON, ie sticky bits will be preserved over reset"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NSR" width="1" begin="3" end="3" resetval="0" description="No Soft Reset (CS)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PWR_STATE" width="2" begin="1" end="0" resetval="0x0" description="Device Power State" range="" rwaccess="RW">
      <bitenum value="0" id="D0_state" token="PWR_STATE_0" description="D0 state"/>
      <bitenum value="1" id="D1_state" token="PWR_STATE_1" description="D1 state"/>
      <bitenum value="2" id="D2_state" token="PWR_STATE_2" description="D2 state"/>
      <bitenum value="3" id="D3_state" token="PWR_STATE_3" description="D3 state"/>
    </bitfield>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_PCIE_CAP" acronym="PCIECTRL_EP_PCIEWIRE_PCIE_CAP" offset="0x70" width="32" description="PCIE cap structure">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IM_NUM" width="5" begin="29" end="25" resetval="0x0" description="Interrupt Message Number (CS)" range="" rwaccess="R"/>
    <bitfield id="SLOT" width="1" begin="24" end="24" resetval="0x0" description="Slot Implemented Must be 0 for an endpoint" range="" rwaccess="R"/>
    <bitfield id="DEV_TYPE" width="4" begin="23" end="20" resetval="0x0" description="Device/Port Type Value depends on assigned type 0x0 = PCIe endpoint 0x1 = Legacy PCIe endpoint" range="" rwaccess="R"/>
    <bitfield id="PCIE_VER" width="4" begin="19" end="16" resetval="0x2" description="PCI Express Capability Version" range="" rwaccess="R"/>
    <bitfield id="PCIE_NX_PTR" width="8" begin="15" end="8" resetval="0x0" description="Next Capability Pointer (CS)" range="" rwaccess="R"/>
    <bitfield id="CAP_ID" width="8" begin="7" end="0" resetval="0x10" description="Capability ID" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_DEV_CAP" acronym="PCIECTRL_EP_PCIEWIRE_DEV_CAP" offset="0x74" width="32" description="PCIE Device Capabilities">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLR_EN" width="1" begin="28" end="28" resetval="0x0" description="Function Level Reset Capability (CS)" range="" rwaccess="R"/>
    <bitfield id="CAPT_SLOW_PWRLIMIT_SCALE" width="2" begin="27" end="26" resetval="0x0" description="Captured Slow Power Scale Value (CS)" range="" rwaccess="R"/>
    <bitfield id="CAPT_SLOW_PWRLIMIT_VALUE" width="8" begin="25" end="18" resetval="0x0" description="Captured Slow Power Limit Value (CS)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ROLEBASED_ERRRPT" width="1" begin="15" end="15" resetval="0x1" description="Role Based Error Reporting (CS)" range="" rwaccess="R"/>
    <bitfield id="UNDEFINED" width="3" begin="14" end="12" resetval="0x0" description="Undefined from PCIe 1.1 onwards (CS)" range="" rwaccess="R"/>
    <bitfield id="DEFAULT_EP_L1_ACCPT_LATENCY" width="3" begin="11" end="9" resetval="0x3" description="Endpoint L1 Acceptable Latency (CS)" range="" rwaccess="R"/>
    <bitfield id="DEFAULT_EP_L0S_ACCPT_LATENCY" width="3" begin="8" end="6" resetval="0x4" description="Endpoint L0s Acceptable Latency (CS)" range="" rwaccess="R"/>
    <bitfield id="EXTTAGFIELD_SUPPORT" width="1" begin="5" end="5" resetval="0x0" description="Value derived from DEFAULT_EXT_TAG_FIELD_SUPPORTED" range="" rwaccess="R"/>
    <bitfield id="PHANTOMFUNC" width="2" begin="4" end="3" resetval="0x0" description="Phantom Function Support, not SUPPORTED (CS)" range="" rwaccess="R"/>
    <bitfield id="MAX_PAYLOAD_SIZE" width="3" begin="2" end="0" resetval="0x1" description="Maximum Payload Size (CS) Read 0x1 = 256 Byte" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_DEV_CAS" acronym="PCIECTRL_EP_PCIEWIRE_DEV_CAS" offset="0x78" width="32" description="PCIE Device Control and Status">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRANS_PEND" width="1" begin="21" end="21" resetval="0x0" description="Transaction Pending" range="" rwaccess="R"/>
    <bitfield id="AUXP_DET" width="1" begin="20" end="20" resetval="0x0" description="Aux Power Detected" range="" rwaccess="R"/>
    <bitfield id="UR_DET" width="1" begin="19" end="19" resetval="0x0" description="Unsupported Request Detected" range="" rwaccess="RW"/>
    <bitfield id="FT_DET" width="1" begin="18" end="18" resetval="0x0" description="Fatal Error Detected" range="" rwaccess="RW"/>
    <bitfield id="NFT_DET" width="1" begin="17" end="17" resetval="0x0" description="Non-Fatal Error Detected" range="" rwaccess="RW"/>
    <bitfield id="COR_DET" width="1" begin="16" end="16" resetval="0x0" description="Correctable Error Detected" range="" rwaccess="RW"/>
    <bitfield id="INIT_FLR" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MRRS" width="3" begin="14" end="12" resetval="0x2" description="Max_Read_Request_Size" range="" rwaccess="RW"/>
    <bitfield id="NOSNP_EN" width="1" begin="11" end="11" resetval="0x0" description="Enable No Snoop" range="" rwaccess="RW"/>
    <bitfield id="AUXPM_EN" width="1" begin="10" end="10" resetval="0x0" description="AUX Power PM Enable" range="" rwaccess="RW"/>
    <bitfield id="PHFUN_EN" width="1" begin="9" end="9" resetval="0x0" description="Phantom Function Enable" range="" rwaccess="RW"/>
    <bitfield id="EXTAG_EN" width="1" begin="8" end="8" resetval="0x0" description="Extended Tag Field Enable" range="" rwaccess="RW"/>
    <bitfield id="MPS" width="3" begin="7" end="5" resetval="0x0" description="Max_Payload_Size" range="" rwaccess="RW"/>
    <bitfield id="EN_RO" width="1" begin="4" end="4" resetval="0x1" description="Enable Relaxed Ordering" range="" rwaccess="RW"/>
    <bitfield id="UR_RE" width="1" begin="3" end="3" resetval="0x0" description="Unsupported Request Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="FT_RE" width="1" begin="2" end="2" resetval="0x0" description="Fatal Error Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="NFT_RE" width="1" begin="1" end="1" resetval="0x0" description="Non-Fatal Error Reporting Enable" range="" rwaccess="RW"/>
    <bitfield id="COR_RE" width="1" begin="0" end="0" resetval="0x0" description="Correctable Error Reporting Enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_LNK_CAP" acronym="PCIECTRL_EP_PCIEWIRE_LNK_CAP" offset="0x7C" width="32" description="PCIE Link Capabilities">
    <bitfield id="PORT_NUM" width="8" begin="31" end="24" resetval="0x0" description="Port Number (CS)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASPM_OPT_COMP" width="1" begin="22" end="22" resetval="0x1" description="ASPM Optionality Compliance (CS)" range="" rwaccess="R"/>
    <bitfield id="LNK_BW_not_CAP" width="1" begin="21" end="21" resetval="0x0" description="Link Bandwidth Notification Capability (CS)" range="" rwaccess="R"/>
    <bitfield id="DLL_ACTRPT_CAP" width="1" begin="20" end="20" resetval="0x0" description="Data Link Layer Active Reporting Capable" range="" rwaccess="R"/>
    <bitfield id="UNSUP" width="1" begin="19" end="19" resetval="0x0" description="Unsupported, Surprise Down Error Reporting Capable, Hardwired to 0" range="" rwaccess="R"/>
    <bitfield id="CLK_PWR_MGMT" width="1" begin="18" end="18" resetval="0x0" description="Clock Power Management (CS)" range="" rwaccess="R"/>
    <bitfield id="L1_EXIT_LAT" width="3" begin="17" end="15" resetval="0x6" description="L1 Exit Latency (CS2)" range="" rwaccess="R"/>
    <bitfield id="L0S_EXIT_LAT" width="3" begin="14" end="12" resetval="0x3" description="L0s Exit Latency (CS2)" range="" rwaccess="R"/>
    <bitfield id="AS_LINK_PM_SUPPORT" width="2" begin="11" end="10" resetval="0x3" description="Active State Link PM (ASPM) Support (CS)" range="" rwaccess="R"/>
    <bitfield id="MAX_LINK_WIDTH" width="6" begin="9" end="4" resetval="0x2" description="Max Link Width (lanes) (CS)" range="" rwaccess="R"/>
    <bitfield id="MAX_LINK_SPEEDS" width="4" begin="3" end="0" resetval="0x2" description="Supported Max Link Speed (CS) 0x1 = 2.5 GT/s (Gen1) 0x2 = 5 GT/s (Gen2) 0x4 = 8 GT/s (Gen3)" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_LNK_CAS" acronym="PCIECTRL_EP_PCIEWIRE_LNK_CAS" offset="0x80" width="32" description="PCIE Link Control and Status">
    <bitfield id="LAB_STATUS" width="1" begin="31" end="31" resetval="0x0" description="Link Autonomous Bandwidth Status" range="" rwaccess="R"/>
    <bitfield id="LBW_STATUS" width="1" begin="30" end="30" resetval="0x0" description="Link Bandwidth Management Status" range="" rwaccess="R"/>
    <bitfield id="DLL_ACT" width="1" begin="29" end="29" resetval="0x0" description="Data Link Layer Active" range="" rwaccess="R"/>
    <bitfield id="SLOT_CLK_CONFIG" width="1" begin="28" end="28" resetval="0x1" description="Slot Clock Configuration (CS)" range="" rwaccess="R"/>
    <bitfield id="LINK_TRAIN" width="1" begin="27" end="27" resetval="0x0" description="LINK training" range="" rwaccess="R"/>
    <bitfield id="UNDEF" width="1" begin="26" end="26" resetval="0x0" description="Undefined" range="" rwaccess="R"/>
    <bitfield id="NEG_LW" width="6" begin="25" end="20" resetval="0x1" description="Negotiated Link Width UNDEFINED UNTIL LINK IS UP." range="" rwaccess="R"/>
    <bitfield id="LINK_SPEED" width="4" begin="19" end="16" resetval="0x1" description="Link Speed UNDEFINED UNTIL LINK IS UP." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LABIE" width="1" begin="11" end="11" resetval="0x0" description="Link Autonomous Bandwidth Interrupt Enable." range="" rwaccess="RW"/>
    <bitfield id="LBMIE" width="1" begin="10" end="10" resetval="0x0" description="Link Bandwidth Management Interrupt Enable" range="" rwaccess="RW"/>
    <bitfield id="HAWD" width="1" begin="9" end="9" resetval="0x0" description="Hardware Autonomous Width Disable" range="" rwaccess="R"/>
    <bitfield id="EN_CPM" width="1" begin="8" end="8" resetval="0x0" description="Enable Clock Power Management" range="" rwaccess="RW"/>
    <bitfield id="EXT_SYN" width="1" begin="7" end="7" resetval="0x0" description="Extended Synch" range="" rwaccess="RW"/>
    <bitfield id="COM_CLK_CFG" width="1" begin="6" end="6" resetval="0x0" description="Common Clock Configuration" range="" rwaccess="RW"/>
    <bitfield id="RETRAIN_LINK" width="1" begin="5" end="5" resetval="0x0" description="Retrain Link" range="" rwaccess="R"/>
    <bitfield id="LINK_DIS" width="1" begin="4" end="4" resetval="0x0" description="Link Disable" range="" rwaccess="R"/>
    <bitfield id="RCB" width="1" begin="3" end="3" resetval="0x1" description="Read Completion Boundary (CS) 0x0 = 64 Byte 0x1 = 128 Byte" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASPM_CTRL" width="2" begin="1" end="0" resetval="0x0" description="Active State Link PM Control 0x0: DISABLED 0x1: L0S_ENABLED 0x2: L1_ENABLED 0x3: L0S_AND_L1_ENABLED" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_DEV_CAP_2" acronym="PCIECTRL_EP_PCIEWIRE_DEV_CAP_2" offset="0x94" width="32" description="Device Capabilities 2 Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TPHC_SP" width="2" begin="13" end="12" resetval="0x0" description="TPH Completer Supported" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NOROPR" width="1" begin="10" end="10" resetval="0x0" description="No RO-enabled PR-PR Passing" range="" rwaccess="R"/>
    <bitfield id="CASC128_SP" width="1" begin="9" end="9" resetval="0x0" description="128-bit CAS Completer Supported" range="" rwaccess="R"/>
    <bitfield id="AOC64_SP" width="1" begin="8" end="8" resetval="0x0" description="64-bit AtomicOp Completer Supported" range="" rwaccess="R"/>
    <bitfield id="AOC32_SP" width="1" begin="7" end="7" resetval="0x0" description="32-bit AtomicOp Completer Supported" range="" rwaccess="R"/>
    <bitfield id="AOR_SP" width="1" begin="6" end="6" resetval="0x0" description="AtomicOp Routing Supported" range="" rwaccess="R"/>
    <bitfield id="ARI_FWD_SP" width="1" begin="5" end="5" resetval="0x0" description="ARI Forwarding Supported" range="" rwaccess="R"/>
    <bitfield id="CPL_TIMEOUT_DIS_SUPPORTED" width="1" begin="4" end="4" resetval="0x1" description="Completion Timeout Disable Supported" range="" rwaccess="R"/>
    <bitfield id="CPL_TIMEOUT_RNG_SUPPORTED" width="4" begin="3" end="0" resetval="0x1" description="Completion Timeout Ranges Supported" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_DEV_CAS_2" acronym="PCIECTRL_EP_PCIEWIRE_DEV_CAS_2" offset="0x98" width="32" description="Device Control 2 Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OBFF_EN" width="2" begin="14" end="13" resetval="0x0" description="OBFF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LTR_EN" width="1" begin="10" end="10" resetval="0x0" description="LTR Mechanism Enable" range="" rwaccess="RW"/>
    <bitfield id="IDO_CPL_EN" width="1" begin="9" end="9" resetval="0x0" description="IDO Completion Enable" range="" rwaccess="RW"/>
    <bitfield id="IDO_REQ_EN" width="1" begin="8" end="8" resetval="0x0" description="IDO Request Enable" range="" rwaccess="RW"/>
    <bitfield id="AOP_EG_BLK" width="1" begin="7" end="7" resetval="0x0" description="AtomicOp Egress Blocking" range="" rwaccess="RW"/>
    <bitfield id="AOP_REQ_EN" width="1" begin="6" end="6" resetval="0x0" description="AtomicOp Requester Enable" range="" rwaccess="RW"/>
    <bitfield id="ARI_FWD_SP" width="1" begin="5" end="5" resetval="0x0" description="ARI Forwarding Supported" range="" rwaccess="RW"/>
    <bitfield id="CPL_TIMEOUT_DIS" width="1" begin="4" end="4" resetval="0x0" description="Completion Timeout Disable" range="" rwaccess="RW"/>
    <bitfield id="CPL_TIMEOUT_VALUE" width="4" begin="3" end="0" resetval="0x0" description="Completion Timeout Values" range="" rwaccess="RW"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_LNK_CAP_2" acronym="PCIECTRL_EP_PCIEWIRE_LNK_CAP_2" offset="0x9C" width="32" description="PCIE Link Capabilities 2 Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CROSSLINK_SP" width="1" begin="8" end="8" resetval="0x0" description="Crosslink Supported" range="" rwaccess="R"/>
    <bitfield id="SP_LS_VEC" width="7" begin="7" end="1" resetval="0x3" description="Supported Link Speeds Vector" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PCIECTRL_EP_PCIEWIRE_LNK_CAS_2" acronym="PCIECTRL_EP_PCIEWIRE_LNK_CAS_2" offset="0xA0" width="32" description="Link Control and Status 2 Register">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINK_EQ_REQ" width="1" begin="21" end="21" resetval="0x0" description="Link Equilization Request" range="" rwaccess="RW Wr1toClr"/>
    <bitfield id="EQ_PH3" width="1" begin="20" end="20" resetval="0x0" description="Equalization Ph3 Success, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="EQ_PH2" width="1" begin="19" end="19" resetval="0x0" description="Equalization Ph2 Success, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="EQ_PH1" width="1" begin="18" end="18" resetval="0x0" description="Equalization Ph1 Success, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="EQ_COMPLETE" width="1" begin="17" end="17" resetval="0x0" description="Equalization Complete, Gen3 Only" range="" rwaccess="R"/>
    <bitfield id="DEEMPH_LEVEL" width="1" begin="16" end="16" resetval="0x1" description="Current De-emphasis Level" range="" rwaccess="R"/>
    <bitfield id="COMPL_PRST_DEEPH" width="4" begin="15" end="12" resetval="0x0" description="Compliance Pre-set/ De-emphasis" range="" rwaccess="RW"/>
    <bitfield id="COMPL_SOS" width="1" begin="11" end="11" resetval="0x0" description="Compliance SOS" range="" rwaccess="RW"/>
    <bitfield id="ENT_MOD_COMPL" width="1" begin="10" end="10" resetval="0x0" description="Enter Modified Compliance" range="" rwaccess="RW"/>
    <bitfield id="TX_MARGIN" width="3" begin="9" end="7" resetval="0x0" description="Transmit Margin" range="" rwaccess="RW"/>
    <bitfield id="SEL_DEEMP" width="1" begin="6" end="6" resetval="0x0" description="Selectable De-emphasize" range="" rwaccess="R"/>
    <bitfield id="HW_AUTO_SP_DIS" width="1" begin="5" end="5" resetval="0x0" description="Hardware Autonomous Speed Disable" range="" rwaccess="R"/>
    <bitfield id="ENTR_COMPL" width="1" begin="4" end="4" resetval="0x0" description="Enter Compliance" range="" rwaccess="RW"/>
    <bitfield id="TRGT_LINK_SPEED" width="4" begin="3" end="0" resetval="0x1" description="Target Link Speed" range="" rwaccess="RW"/>
  </register>
</module>
