Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/235816/UP/Lab4/test_isim_beh.exe -prj D:/235816/UP/Lab4/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/235816/UP/Lab4/Lab4.vhd" into library work
Parsing VHDL file "D:/235816/UP/Lab4/test.vhd" into library work
ERROR:HDLCompiler:1728 - "D:/235816/UP/Lab4/test.vhd" Line 66: Type error near x ; current type std_logic; expected type std_logic_vector
ERROR:HDLCompiler:806 - "D:/235816/UP/Lab4/test.vhd" Line 77: Syntax error near "=".
ERROR:HDLCompiler:806 - "D:/235816/UP/Lab4/test.vhd" Line 81: Syntax error near ":".
WARNING:HDLCompiler:1369 - "D:/235816/UP/Lab4/test.vhd" Line 73: Possible infinite loop; process does not have a wait statement
ERROR:HDLCompiler:854 - "D:/235816/UP/Lab4/test.vhd" Line 38: Unit <behavior> ignored due to previous errors.
VHDL file D:/235816/UP/Lab4/test.vhd ignored due to errors
