# <img src="/README.assets/cpu.png" width="40" align=center /> RISCV-CPU 2022

![](https://img.shields.io/badge/Language-Verilog-blue) ![](https://img.shields.io/badge/All%20testcases-Passed-brightgreen)

> [Project Introduction](https://github.com/ACMClassCourses/RISCV-CPU)

## Designment

Out-of-order execution by Tomasulo Algorithm.

![design](/README.assets/designment.png)