$date
	Tue Nov 19 18:32:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux4b $end
$var wire 4 ! y [3:0] $end
$var reg 4 " d0 [3:0] $end
$var reg 4 # d1 [3:0] $end
$var reg 4 $ d2 [3:0] $end
$var reg 4 % d3 [3:0] $end
$var reg 2 & s [1:0] $end
$scope module uut $end
$var wire 4 ' d0 [3:0] $end
$var wire 4 ( d1 [3:0] $end
$var wire 4 ) d2 [3:0] $end
$var wire 4 * d3 [3:0] $end
$var wire 2 + s [1:0] $end
$var wire 4 , y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b0 !
b0 ,
b0 &
b0 +
b11 %
b11 *
b10 $
b10 )
b1 #
b1 (
b0 "
b0 '
#20
b1 !
b1 ,
b1 &
b1 +
#30
b10 !
b10 ,
b10 &
b10 +
#40
b11 !
b11 ,
b11 &
b11 +
