{
  "module_name": "mt2701-resets.h",
  "hash_id": "4d89fd4be95237d5085ee69f137a36143e5312ba7ca6e74e2ead45e77d1a0af4",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/mt2701-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT2701\n#define _DT_BINDINGS_RESET_CONTROLLER_MT2701\n\n \n#define MT2701_INFRA_EMI_REG_RST\t\t0\n#define MT2701_INFRA_DRAMC0_A0_RST\t\t1\n#define MT2701_INFRA_FHCTL_RST\t\t\t2\n#define MT2701_INFRA_APCIRQ_EINT_RST\t\t3\n#define MT2701_INFRA_APXGPT_RST\t\t\t4\n#define MT2701_INFRA_SCPSYS_RST\t\t\t5\n#define MT2701_INFRA_KP_RST\t\t\t6\n#define MT2701_INFRA_PMIC_WRAP_RST\t\t7\n#define MT2701_INFRA_MIPI_RST\t\t\t8\n#define MT2701_INFRA_IRRX_RST\t\t\t9\n#define MT2701_INFRA_CEC_RST\t\t\t10\n#define MT2701_INFRA_EMI_RST\t\t\t32\n#define MT2701_INFRA_DRAMC0_RST\t\t\t34\n#define MT2701_INFRA_TRNG_RST\t\t\t37\n#define MT2701_INFRA_SYSIRQ_RST\t\t\t38\n\n \n#define MT2701_PERI_UART0_SW_RST\t\t0\n#define MT2701_PERI_UART1_SW_RST\t\t1\n#define MT2701_PERI_UART2_SW_RST\t\t2\n#define MT2701_PERI_UART3_SW_RST\t\t3\n#define MT2701_PERI_GCPU_SW_RST\t\t\t5\n#define MT2701_PERI_BTIF_SW_RST\t\t\t6\n#define MT2701_PERI_PWM_SW_RST\t\t\t8\n#define MT2701_PERI_AUXADC_SW_RST\t\t10\n#define MT2701_PERI_DMA_SW_RST\t\t\t11\n#define MT2701_PERI_NFI_SW_RST\t\t\t14\n#define MT2701_PERI_NLI_SW_RST\t\t\t15\n#define MT2701_PERI_THERM_SW_RST\t\t16\n#define MT2701_PERI_MSDC2_SW_RST\t\t17\n#define MT2701_PERI_MSDC0_SW_RST\t\t19\n#define MT2701_PERI_MSDC1_SW_RST\t\t20\n#define MT2701_PERI_I2C0_SW_RST\t\t\t22\n#define MT2701_PERI_I2C1_SW_RST\t\t\t23\n#define MT2701_PERI_I2C2_SW_RST\t\t\t24\n#define MT2701_PERI_I2C3_SW_RST\t\t\t25\n#define MT2701_PERI_USB_SW_RST\t\t\t28\n#define MT2701_PERI_ETH_SW_RST\t\t\t29\n#define MT2701_PERI_SPI0_SW_RST\t\t\t33\n\n \n#define MT2701_TOPRGU_INFRA_RST\t\t\t0\n#define MT2701_TOPRGU_MM_RST\t\t\t1\n#define MT2701_TOPRGU_MFG_RST\t\t\t2\n#define MT2701_TOPRGU_ETHDMA_RST\t\t3\n#define MT2701_TOPRGU_VDEC_RST\t\t\t4\n#define MT2701_TOPRGU_VENC_IMG_RST\t\t5\n#define MT2701_TOPRGU_DDRPHY_RST\t\t6\n#define MT2701_TOPRGU_MD_RST\t\t\t7\n#define MT2701_TOPRGU_INFRA_AO_RST\t\t8\n#define MT2701_TOPRGU_CONN_RST\t\t\t9\n#define MT2701_TOPRGU_APMIXED_RST\t\t10\n#define MT2701_TOPRGU_HIFSYS_RST\t\t11\n#define MT2701_TOPRGU_CONN_MCU_RST\t\t12\n#define MT2701_TOPRGU_BDP_DISP_RST\t\t13\n\n \n#define MT2701_HIFSYS_UHOST0_RST\t\t3\n#define MT2701_HIFSYS_UHOST1_RST\t\t4\n#define MT2701_HIFSYS_UPHY0_RST\t\t\t21\n#define MT2701_HIFSYS_UPHY1_RST\t\t\t22\n#define MT2701_HIFSYS_PCIE0_RST\t\t\t24\n#define MT2701_HIFSYS_PCIE1_RST\t\t\t25\n#define MT2701_HIFSYS_PCIE2_RST\t\t\t26\n\n \n#define MT2701_ETHSYS_SYS_RST\t\t\t0\n#define MT2701_ETHSYS_MCM_RST\t\t\t2\n#define MT2701_ETHSYS_FE_RST\t\t\t6\n#define MT2701_ETHSYS_GMAC_RST\t\t\t23\n#define MT2701_ETHSYS_PPE_RST\t\t\t31\n\n \n#define MT2701_G3DSYS_CORE_RST\t\t\t0\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}