#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff3489240 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7ffff34b6d20_0 .var "Clk", 0 0;
v0x7ffff34b6dc0_0 .var "Reset", 0 0;
v0x7ffff34b6ed0_0 .var "Start", 0 0;
v0x7ffff34b6fc0_0 .var/i "counter", 31 0;
v0x7ffff34b7060_0 .var/i "i", 31 0;
v0x7ffff34b7190_0 .var/i "outfile", 31 0;
S_0x7ffff3455c00 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7ffff3489240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
P_0x7ffff3483660 .param/l "IDLE" 1 3 13, +C4<00000000000000000000000000000000>;
P_0x7ffff34836a0 .param/l "START" 1 3 14, +C4<00000000000000000000000000000001>;
P_0x7ffff34836e0 .param/l "instr_size" 1 3 25, +C4<00000000000000000000000000000100>;
v0x7ffff34b5b90_0 .net "ALUCtrl_to_ALU", 2 0, L_0x7ffff34c88f0;  1 drivers
v0x7ffff34b5c50_0 .net "ALUOp_to_ALUCtrl", 1 0, L_0x7ffff345aef0;  1 drivers
v0x7ffff34b5d60_0 .net "ALUSrc", 0 0, v0x7ffff34b2910_0;  1 drivers
v0x7ffff34b5e50_0 .net "ALUSrc_Mux_to_ALU", 31 0, L_0x7ffff34c7f60;  1 drivers
v0x7ffff34b5f40_0 .net "ALU_to_Reg", 31 0, L_0x7ffff34c8880;  1 drivers
v0x7ffff34b60a0_0 .net "Read1_to_ALU", 31 0, L_0x7ffff348dfd0;  1 drivers
v0x7ffff34b61b0_0 .net "Read2_to_Mux", 31 0, L_0x7ffff34c7bb0;  1 drivers
v0x7ffff34b62c0_0 .net "RegWrite", 0 0, L_0x7ffff345ab30;  1 drivers
v0x7ffff34b63b0_0 .net "SignExt_to_Mux", 31 0, L_0x7ffff34c83a0;  1 drivers
v0x7ffff34b6500_0 .net *"_s13", 6 0, L_0x7ffff34c89e0;  1 drivers
v0x7ffff34b65e0_0 .net *"_s15", 2 0, L_0x7ffff34c8ac0;  1 drivers
v0x7ffff34b66c0_0 .net "clk_i", 0 0, v0x7ffff34b6d20_0;  1 drivers
v0x7ffff34b67b0_0 .net "instr", 31 0, L_0x7ffff348df60;  1 drivers
o0x7f4756900438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ffff34b6870_0 .net "pc_i", 31 0, o0x7f4756900438;  0 drivers
RS_0x7f4756900498 .resolv tri, v0x7ffff34b4050_0, L_0x7ffff34b73a0;
v0x7ffff34b6960_0 .net8 "pc_o", 31 0, RS_0x7f4756900498;  2 drivers
v0x7ffff34b6a20_0 .net "rst_i", 0 0, v0x7ffff34b6dc0_0;  1 drivers
v0x7ffff34b6ac0_0 .net "start_i", 0 0, v0x7ffff34b6ed0_0;  1 drivers
v0x7ffff34b6b60_0 .var "state_r", 0 0;
v0x7ffff34b6c00_0 .var "state_w", 0 0;
E_0x7ffff345a720 .event posedge, v0x7ffff34b4170_0, v0x7ffff34b3e80_0;
E_0x7ffff3459900 .event edge, v0x7ffff34b6b60_0, v0x7ffff34b4210_0;
L_0x7ffff34b72b0 .part L_0x7ffff348df60, 0, 7;
L_0x7ffff34c7c70 .part L_0x7ffff348df60, 15, 5;
L_0x7ffff34c7df0 .part L_0x7ffff348df60, 20, 5;
L_0x7ffff34c7e90 .part L_0x7ffff348df60, 7, 5;
L_0x7ffff34c8440 .part L_0x7ffff348df60, 20, 12;
L_0x7ffff34c89e0 .part L_0x7ffff348df60, 25, 7;
L_0x7ffff34c8ac0 .part L_0x7ffff348df60, 12, 3;
L_0x7ffff34c8b60 .concat [ 3 7 0 0], L_0x7ffff34c8ac0, L_0x7ffff34c89e0;
S_0x7ffff3456a20 .scope module, "ALU" "ALU" 3 85, 4 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
P_0x7ffff3454e40 .param/l "ADD" 1 4 19, +C4<00000000000000000000000000000000>;
P_0x7ffff3454e80 .param/l "AND" 1 4 25, +C4<00000000000000000000000000000110>;
P_0x7ffff3454ec0 .param/l "MUL" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x7ffff3454f00 .param/l "SLL" 1 4 21, +C4<00000000000000000000000000000010>;
P_0x7ffff3454f40 .param/l "SRA" 1 4 24, +C4<00000000000000000000000000000101>;
P_0x7ffff3454f80 .param/l "SUB" 1 4 22, +C4<00000000000000000000000000000011>;
P_0x7ffff3454fc0 .param/l "XOR" 1 4 20, +C4<00000000000000000000000000000001>;
L_0x7ffff34c8880 .functor BUFZ 32, v0x7ffff34b06d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff3495080_0 .net "ALUCtrl_i", 2 0, L_0x7ffff34c88f0;  alias, 1 drivers
v0x7ffff34b0280_0 .net "Zero_o", 0 0, L_0x7ffff34c8790;  1 drivers
v0x7ffff34b0340_0 .net *"_s0", 0 0, L_0x7ffff34c84e0;  1 drivers
L_0x7f47568b0138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b03e0_0 .net/2s *"_s2", 1 0, L_0x7f47568b0138;  1 drivers
L_0x7f47568b0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b04c0_0 .net/2s *"_s4", 1 0, L_0x7f47568b0180;  1 drivers
v0x7ffff34b05f0_0 .net *"_s6", 1 0, L_0x7ffff34c86a0;  1 drivers
v0x7ffff34b06d0_0 .var "data", 31 0;
v0x7ffff34b07b0_0 .net "data1_i", 31 0, L_0x7ffff348dfd0;  alias, 1 drivers
v0x7ffff34b0890_0 .net "data2_i", 31 0, L_0x7ffff34c7f60;  alias, 1 drivers
v0x7ffff34b0970_0 .net "data_o", 31 0, L_0x7ffff34c8880;  alias, 1 drivers
E_0x7ffff3459b40 .event edge, v0x7ffff3495080_0, v0x7ffff34b07b0_0, v0x7ffff34b0890_0;
L_0x7ffff34c84e0 .cmp/eq 32, L_0x7ffff348dfd0, L_0x7ffff34c7f60;
L_0x7ffff34c86a0 .functor MUXZ 2, L_0x7f47568b0180, L_0x7f47568b0138, L_0x7ffff34c84e0, C4<>;
L_0x7ffff34c8790 .part L_0x7ffff34c86a0, 0, 1;
S_0x7ffff34b0af0 .scope module, "ALU_Control" "ALU_Control" 3 95, 5 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
P_0x7ffff34b0c90 .param/l "ADD" 1 5 22, +C4<00000000000000000000000000000000>;
P_0x7ffff34b0cd0 .param/l "ADDI_FUNC" 1 5 19, C4<000>;
P_0x7ffff34b0d10 .param/l "ADD_FUNC" 1 5 16, C4<0000000000>;
P_0x7ffff34b0d50 .param/l "AND" 1 5 28, +C4<00000000000000000000000000000110>;
P_0x7ffff34b0d90 .param/l "AND_FUNC" 1 5 13, C4<0000000111>;
P_0x7ffff34b0dd0 .param/l "I_TYPE" 1 5 12, +C4<00000000000000000000000000000001>;
P_0x7ffff34b0e10 .param/l "MUL" 1 5 26, +C4<00000000000000000000000000000100>;
P_0x7ffff34b0e50 .param/l "MUL_FUNC" 1 5 18, C4<0000001000>;
P_0x7ffff34b0e90 .param/l "R_TYPE" 1 5 11, +C4<00000000000000000000000000000000>;
P_0x7ffff34b0ed0 .param/l "SLL" 1 5 24, +C4<00000000000000000000000000000010>;
P_0x7ffff34b0f10 .param/l "SLL_FUNC" 1 5 15, C4<0000000001>;
P_0x7ffff34b0f50 .param/l "SRA" 1 5 27, +C4<00000000000000000000000000000101>;
P_0x7ffff34b0f90 .param/l "SRAI_FUNC" 1 5 20, C4<101>;
P_0x7ffff34b0fd0 .param/l "SUB" 1 5 25, +C4<00000000000000000000000000000011>;
P_0x7ffff34b1010 .param/l "SUB_FUNC" 1 5 17, C4<0100000000>;
P_0x7ffff34b1050 .param/l "XOR" 1 5 23, +C4<00000000000000000000000000000001>;
P_0x7ffff34b1090 .param/l "XOR_FUNC" 1 5 14, C4<0000000100>;
v0x7ffff34b19d0_0 .var "ALUCtrl", 0 0;
v0x7ffff34b1ab0_0 .net "ALUCtrl_o", 2 0, L_0x7ffff34c88f0;  alias, 1 drivers
v0x7ffff34b1b70_0 .net "ALUOp_i", 1 0, L_0x7ffff345aef0;  alias, 1 drivers
L_0x7f47568b01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b1c40_0 .net *"_s3", 1 0, L_0x7f47568b01c8;  1 drivers
v0x7ffff34b1d20_0 .net "funct_i", 9 0, L_0x7ffff34c8b60;  1 drivers
E_0x7ffff3459fc0 .event edge, v0x7ffff34b1d20_0, v0x7ffff34b1b70_0;
L_0x7ffff34c88f0 .concat [ 1 2 0 0], v0x7ffff34b19d0_0, L_0x7f47568b01c8;
S_0x7ffff34b1ed0 .scope module, "Add_PC" "Adder" 3 41, 6 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7ffff34b20f0_0 .net "data1_in", 31 0, o0x7f4756900438;  alias, 0 drivers
L_0x7f47568b0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b21d0_0 .net "data2_in", 31 0, L_0x7f47568b0018;  1 drivers
v0x7ffff34b22b0_0 .net8 "data_o", 31 0, RS_0x7f4756900498;  alias, 2 drivers
L_0x7ffff34b73a0 .arith/sum 32, o0x7f4756900438, L_0x7f47568b0018;
S_0x7ffff34b2420 .scope module, "Control" "Control" 3 34, 7 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /OUTPUT 2 "ALUOp_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "RegWrite_o"
P_0x7ffff34b1130 .param/l "I_TYPE" 1 7 14, C4<0010011>;
P_0x7ffff34b1170 .param/l "R_TYPE" 1 7 13, C4<0110011>;
L_0x7ffff345aef0 .functor BUFZ 2, v0x7ffff34b2720_0, C4<00>, C4<00>, C4<00>;
L_0x7ffff345ab30 .functor BUFZ 1, v0x7ffff34b2bb0_0, C4<0>, C4<0>, C4<0>;
v0x7ffff34b2720_0 .var "ALUOp", 1 0;
v0x7ffff34b2820_0 .net "ALUOp_o", 1 0, L_0x7ffff345aef0;  alias, 1 drivers
v0x7ffff34b2910_0 .var "ALUSrc", 0 0;
v0x7ffff34b29e0_0 .net "ALUSrc_o", 0 0, v0x7ffff34b2910_0;  alias, 1 drivers
v0x7ffff34b2a80_0 .net "Op_i", 6 0, L_0x7ffff34b72b0;  1 drivers
v0x7ffff34b2bb0_0 .var "RegWrite", 0 0;
v0x7ffff34b2c70_0 .net "RegWrite_o", 0 0, L_0x7ffff345ab30;  alias, 1 drivers
E_0x7ffff3494520 .event edge, v0x7ffff34b2a80_0;
S_0x7ffff34b2db0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 55, 8 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7ffff348df60 .functor BUFZ 32, L_0x7ffff34c7450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff34b2ff0_0 .net *"_s0", 31 0, L_0x7ffff34c7450;  1 drivers
v0x7ffff34b30f0_0 .net *"_s2", 31 0, L_0x7ffff34c7590;  1 drivers
v0x7ffff34b31d0_0 .net *"_s4", 29 0, L_0x7ffff34c74f0;  1 drivers
L_0x7f47568b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b3290_0 .net *"_s6", 1 0, L_0x7f47568b0060;  1 drivers
v0x7ffff34b3370_0 .net8 "addr_i", 31 0, RS_0x7f4756900498;  alias, 2 drivers
v0x7ffff34b3480_0 .net "instr_o", 31 0, L_0x7ffff348df60;  alias, 1 drivers
v0x7ffff34b3540 .array "memory", 255 0, 31 0;
L_0x7ffff34c7450 .array/port v0x7ffff34b3540, L_0x7ffff34c7590;
L_0x7ffff34c74f0 .part RS_0x7f4756900498, 2, 30;
L_0x7ffff34c7590 .concat [ 30 2 0 0], L_0x7ffff34c74f0, L_0x7f47568b0060;
S_0x7ffff34b3660 .scope module, "MUX_ALUSrc" "MUX32" 3 71, 9 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7ffff34b3830_0 .net "data1_i", 31 0, L_0x7ffff34c7bb0;  alias, 1 drivers
v0x7ffff34b3910_0 .net "data2_i", 31 0, L_0x7ffff34c83a0;  alias, 1 drivers
v0x7ffff34b39f0_0 .net "data_o", 31 0, L_0x7ffff34c7f60;  alias, 1 drivers
v0x7ffff34b3af0_0 .net "select_i", 0 0, v0x7ffff34b2910_0;  alias, 1 drivers
L_0x7ffff34c7f60 .functor MUXZ 32, L_0x7ffff34c83a0, L_0x7ffff34c7bb0, v0x7ffff34b2910_0, C4<>;
S_0x7ffff34b3c30 .scope module, "PC" "PC" 3 47, 10 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7ffff34b3e80_0 .net "clk_i", 0 0, v0x7ffff34b6d20_0;  alias, 1 drivers
v0x7ffff34b3f60_0 .net "pc_i", 31 0, o0x7f4756900438;  alias, 0 drivers
v0x7ffff34b4050_0 .var "pc_o", 31 0;
v0x7ffff34b4170_0 .net "rst_i", 0 0, v0x7ffff34b6dc0_0;  alias, 1 drivers
v0x7ffff34b4210_0 .net "start_i", 0 0, v0x7ffff34b6ed0_0;  alias, 1 drivers
E_0x7ffff34b3e00/0 .event negedge, v0x7ffff34b4170_0;
E_0x7ffff34b3e00/1 .event posedge, v0x7ffff34b3e80_0;
E_0x7ffff34b3e00 .event/or E_0x7ffff34b3e00/0, E_0x7ffff34b3e00/1;
S_0x7ffff34b43c0 .scope module, "Registers" "Registers" 3 60, 11 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x7ffff348dfd0 .functor BUFZ 32, L_0x7ffff34c7770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffff34c7bb0 .functor BUFZ 32, L_0x7ffff34c79a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff34b4730_0 .net "RDaddr_i", 4 0, L_0x7ffff34c7e90;  1 drivers
v0x7ffff34b4830_0 .net "RDdata_i", 31 0, L_0x7ffff34c8880;  alias, 1 drivers
v0x7ffff34b48f0_0 .net "RS1addr_i", 4 0, L_0x7ffff34c7c70;  1 drivers
v0x7ffff34b4990_0 .net "RS1data_o", 31 0, L_0x7ffff348dfd0;  alias, 1 drivers
v0x7ffff34b4a80_0 .net "RS2addr_i", 4 0, L_0x7ffff34c7df0;  1 drivers
v0x7ffff34b4b90_0 .net "RS2data_o", 31 0, L_0x7ffff34c7bb0;  alias, 1 drivers
v0x7ffff34b4c50_0 .net "RegWrite_i", 0 0, L_0x7ffff345ab30;  alias, 1 drivers
v0x7ffff34b4d20_0 .net *"_s0", 31 0, L_0x7ffff34c7770;  1 drivers
v0x7ffff34b4dc0_0 .net *"_s10", 6 0, L_0x7ffff34c7a40;  1 drivers
L_0x7f47568b00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b4f30_0 .net *"_s13", 1 0, L_0x7f47568b00f0;  1 drivers
v0x7ffff34b5010_0 .net *"_s2", 6 0, L_0x7ffff34c7810;  1 drivers
L_0x7f47568b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff34b50f0_0 .net *"_s5", 1 0, L_0x7f47568b00a8;  1 drivers
v0x7ffff34b51d0_0 .net *"_s8", 31 0, L_0x7ffff34c79a0;  1 drivers
v0x7ffff34b52b0_0 .net "clk_i", 0 0, v0x7ffff34b6d20_0;  alias, 1 drivers
v0x7ffff34b5380 .array/s "register", 31 0, 31 0;
E_0x7ffff34b46b0 .event posedge, v0x7ffff34b3e80_0;
L_0x7ffff34c7770 .array/port v0x7ffff34b5380, L_0x7ffff34c7810;
L_0x7ffff34c7810 .concat [ 5 2 0 0], L_0x7ffff34c7c70, L_0x7f47568b00a8;
L_0x7ffff34c79a0 .array/port v0x7ffff34b5380, L_0x7ffff34c7a40;
L_0x7ffff34c7a40 .concat [ 5 2 0 0], L_0x7ffff34c7df0, L_0x7f47568b00f0;
S_0x7ffff34b5520 .scope module, "Sign_Extend" "Sign_Extend" 3 80, 12 1 0, S_0x7ffff3455c00;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7ffff34b5790_0 .net *"_s1", 0 0, L_0x7ffff34c8120;  1 drivers
v0x7ffff34b5890_0 .net *"_s2", 19 0, L_0x7ffff34c81c0;  1 drivers
v0x7ffff34b5970_0 .net "data_i", 11 0, L_0x7ffff34c8440;  1 drivers
v0x7ffff34b5a60_0 .net "data_o", 31 0, L_0x7ffff34c83a0;  alias, 1 drivers
L_0x7ffff34c8120 .part L_0x7ffff34c8440, 11, 1;
LS_0x7ffff34c81c0_0_0 .concat [ 1 1 1 1], L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120;
LS_0x7ffff34c81c0_0_4 .concat [ 1 1 1 1], L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120;
LS_0x7ffff34c81c0_0_8 .concat [ 1 1 1 1], L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120;
LS_0x7ffff34c81c0_0_12 .concat [ 1 1 1 1], L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120;
LS_0x7ffff34c81c0_0_16 .concat [ 1 1 1 1], L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120, L_0x7ffff34c8120;
LS_0x7ffff34c81c0_1_0 .concat [ 4 4 4 4], LS_0x7ffff34c81c0_0_0, LS_0x7ffff34c81c0_0_4, LS_0x7ffff34c81c0_0_8, LS_0x7ffff34c81c0_0_12;
LS_0x7ffff34c81c0_1_4 .concat [ 4 0 0 0], LS_0x7ffff34c81c0_0_16;
L_0x7ffff34c81c0 .concat [ 16 4 0 0], LS_0x7ffff34c81c0_1_0, LS_0x7ffff34c81c0_1_4;
L_0x7ffff34c83a0 .concat [ 12 20 0 0], L_0x7ffff34c8440, L_0x7ffff34c81c0;
    .scope S_0x7ffff34b2420;
T_0 ;
    %wait E_0x7ffff3494520;
    %load/vec4 v0x7ffff34b2a80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff34b2720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b2910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b2bb0_0, 0, 1;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffff34b2720_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b2bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b2910_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffff34b3c30;
T_1 ;
    %wait E_0x7ffff34b3e00;
    %load/vec4 v0x7ffff34b4170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff34b4050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff34b4210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ffff34b3f60_0;
    %assign/vec4 v0x7ffff34b4050_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ffff34b4050_0;
    %assign/vec4 v0x7ffff34b4050_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff34b43c0;
T_2 ;
    %wait E_0x7ffff34b46b0;
    %load/vec4 v0x7ffff34b4c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7ffff34b4830_0;
    %load/vec4 v0x7ffff34b4730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff34b5380, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff3456a20;
T_3 ;
    %wait E_0x7ffff3459b40;
    %load/vec4 v0x7ffff3495080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %load/vec4 v0x7ffff34b0890_0;
    %add;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %load/vec4 v0x7ffff34b0890_0;
    %xor;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %ix/getv 4, v0x7ffff34b0890_0;
    %shiftl 4;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %load/vec4 v0x7ffff34b0890_0;
    %sub;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %load/vec4 v0x7ffff34b0890_0;
    %mul;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %ix/getv 4, v0x7ffff34b0890_0;
    %shiftr 4;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7ffff34b07b0_0;
    %load/vec4 v0x7ffff34b0890_0;
    %and;
    %store/vec4 v0x7ffff34b06d0_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff34b0af0;
T_4 ;
    %wait E_0x7ffff3459fc0;
    %load/vec4 v0x7ffff34b1d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7ffff34b1b70_0;
    %pad/u 9;
    %dup/vec4;
    %pushi/vec4 7, 0, 9;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 9;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 9;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 9;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 9;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 9;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7ffff34b1b70_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b19d0_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff3455c00;
T_5 ;
    %wait E_0x7ffff3459900;
    %load/vec4 v0x7ffff34b6b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7ffff34b6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b6c00_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b6c00_0, 0, 1;
T_5.4 ;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b6c00_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffff3455c00;
T_6 ;
    %wait E_0x7ffff345a720;
    %load/vec4 v0x7ffff34b6a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x7ffff34b6c00_0;
    %pad/u 32;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %pad/u 1;
    %store/vec4 v0x7ffff34b6b60_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffff3489240;
T_7 ;
    %delay 25, 0;
    %load/vec4 v0x7ffff34b6d20_0;
    %inv;
    %store/vec4 v0x7ffff34b6d20_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff3489240;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff34b6fc0_0, 0, 32;
    %vpi_call 2 22 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff34b7060_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffff34b7060_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffff34b7060_0;
    %store/vec4a v0x7ffff34b3540, 4, 0;
    %load/vec4 v0x7ffff34b7060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff34b7060_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff34b7060_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7ffff34b7060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffff34b7060_0;
    %store/vec4a v0x7ffff34b5380, 4, 0;
    %load/vec4 v0x7ffff34b7060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff34b7060_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 35 "$readmemb", "instruction.txt", v0x7ffff34b3540 {0 0 0};
    %vpi_func 2 38 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7ffff34b7190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b6d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b6dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff34b6ed0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b6dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff34b6ed0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7ffff3489240;
T_9 ;
    %wait E_0x7ffff34b46b0;
    %load/vec4 v0x7ffff34b6fc0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 53 "$finish" {0 0 0};
T_9.0 ;
    %vpi_call 2 56 "$fdisplay", v0x7ffff34b7190_0, "PC = %d", v0x7ffff34b4050_0 {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x7ffff34b7190_0, "Registers" {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x7ffff34b7190_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x7ffff34b5380, 0>, &A<v0x7ffff34b5380, 8>, &A<v0x7ffff34b5380, 16>, &A<v0x7ffff34b5380, 24> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x7ffff34b7190_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x7ffff34b5380, 1>, &A<v0x7ffff34b5380, 9>, &A<v0x7ffff34b5380, 17>, &A<v0x7ffff34b5380, 25> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x7ffff34b7190_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x7ffff34b5380, 2>, &A<v0x7ffff34b5380, 10>, &A<v0x7ffff34b5380, 18>, &A<v0x7ffff34b5380, 26> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x7ffff34b7190_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x7ffff34b5380, 3>, &A<v0x7ffff34b5380, 11>, &A<v0x7ffff34b5380, 19>, &A<v0x7ffff34b5380, 27> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x7ffff34b7190_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x7ffff34b5380, 4>, &A<v0x7ffff34b5380, 12>, &A<v0x7ffff34b5380, 20>, &A<v0x7ffff34b5380, 28> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x7ffff34b7190_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x7ffff34b5380, 5>, &A<v0x7ffff34b5380, 13>, &A<v0x7ffff34b5380, 21>, &A<v0x7ffff34b5380, 29> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x7ffff34b7190_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x7ffff34b5380, 6>, &A<v0x7ffff34b5380, 14>, &A<v0x7ffff34b5380, 22>, &A<v0x7ffff34b5380, 30> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x7ffff34b7190_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x7ffff34b5380, 7>, &A<v0x7ffff34b5380, 15>, &A<v0x7ffff34b5380, 23>, &A<v0x7ffff34b5380, 31> {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x7ffff34b7190_0, "\012" {0 0 0};
    %load/vec4 v0x7ffff34b6fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff34b6fc0_0, 0, 32;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
