Release 11.5 - xst L.70 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </proj/sw/Xilinx/11.1/EDK/virtex5/data/virtex5.acd> with local file </proj/sw/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr_sdram_0_wrapper_xst.prj"
Verilog Include Directory          : {"/proj/users/hmnguyen/EDKproject/qmfir_new/pcores/" "/proj/sw/Xilinx/11.1/edk_user_repository/MyProcessorIPLib/pcores/" "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx130tff1738-1
Output File Name                   : "../implementation/ddr_sdram_0_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr_sdram_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ddr_sdram_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/MemXLib_utils.vhd" in Library mpmc_v5_04_a.
Package <memxlib_utils> compiled.
Package body <memxlib_utils> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 223. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/MemXLib_arch.vhd" in Library mpmc_v5_04_a.
Entity <dp_ram> compiled.
Entity <dp_ram> (Architecture <rtl>) compiled.
Entity <sp_ram> compiled.
Entity <sp_ram> (Architecture <rtl>) compiled.
Entity <synch_fifo> compiled.
Entity <synch_fifo> (Architecture <rtl>) compiled.
Entity <ObjFifo_cons_ctl> compiled.
Entity <ObjFifo_cons_ctl> (Architecture <structure>) compiled.
Entity <ObjFifo_prod_ctl> compiled.
Entity <ObjFifo_prod_ctl> (Architecture <structure>) compiled.
Entity <ObjFifo> compiled.
Entity <ObjFifo> (Architecture <structure>) compiled.
Entity <dp_ram_async> compiled.
Entity <dp_ram_async> (Architecture <rtl>) compiled.
Entity <ObjFifoAsync> compiled.
Entity <ObjFifoAsync> (Architecture <structure>) compiled.
Entity <FIFO2ObjFifo> compiled.
Entity <FIFO2ObjFifo> (Architecture <RTL>) compiled.
Entity <FIFO2ObjFifo> (Architecture <RTL_fast>) compiled.
Entity <ObjFifo2FIFO> compiled.
Entity <ObjFifo2FIFO> (Architecture <RTL>) compiled.
Entity <ObjFifo2FIFO> (Architecture <RTL_fast>) compiled.
Entity <async_fifo> compiled.
Entity <async_fifo> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_pkg.vhd" in Library mpmc_v5_04_a.
Package <sdma_pkg> compiled.
Package body <sdma_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_sample_cycle.vhd" in Library mpmc_v5_04_a.
Entity <sdma_sample_cycle> compiled.
Entity <sdma_sample_cycle> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_onehot.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_onehot> compiled.
Entity <vfbc_onehot> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_arbitrator.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_arbitrator> compiled.
Entity <vfbc_arbitrator> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/PrimXLib_arch.vhd" in Library mpmc_v5_04_a.
Entity <dp_ram_async_diffw> compiled.
Entity <dp_ram_async_diffw> (Architecture <ramb>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_data_steer_mirror.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_data_steer_mirror> compiled.
Entity <plbv46_data_steer_mirror> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_sample_cycle.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_sample_cycle> compiled.
Entity <plbv46_sample_cycle> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_reset_module.vhd" in Library mpmc_v5_04_a.
Entity <sdma_reset_module> compiled.
Entity <sdma_reset_module> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_channel_status_reg.vhd" in Library mpmc_v5_04_a.
Entity <sdma_channel_status_reg> compiled.
Entity <sdma_channel_status_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_address_counter.vhd" in Library mpmc_v5_04_a.
Entity <sdma_address_counter> compiled.
Entity <sdma_address_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_length_counter.vhd" in Library mpmc_v5_04_a.
Entity <sdma_length_counter> compiled.
Entity <sdma_length_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" in Library mpmc_v5_04_a.
Entity <sdma_tx_byte_shifter> compiled.
Entity <sdma_tx_byte_shifter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" in Library mpmc_v5_04_a.
Entity <sdma_rx_byte_shifter> compiled.
Entity <sdma_rx_byte_shifter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_ipic_if.vhd" in Library mpmc_v5_04_a.
Entity <sdma_ipic_if> compiled.
Entity <sdma_ipic_if> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_interrupt_register.vhd" in Library mpmc_v5_04_a.
Entity <sdma_interrupt_register> compiled.
Entity <sdma_interrupt_register> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd" in Library mpmc_v5_04_a.
Entity <sdma_dmac_regfile_arb> compiled.
Entity <sdma_dmac_regfile_arb> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_read_data_delay.vhd" in Library mpmc_v5_04_a.
Entity <sdma_read_data_delay> compiled.
Entity <sdma_read_data_delay> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_addr_arbiter.vhd" in Library mpmc_v5_04_a.
Entity <sdma_addr_arbiter> compiled.
Entity <sdma_addr_arbiter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_port_arbiter.vhd" in Library mpmc_v5_04_a.
Entity <sdma_port_arbiter> compiled.
Entity <sdma_port_arbiter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_tx_write_handler.vhd" in Library mpmc_v5_04_a.
Entity <sdma_tx_write_handler> compiled.
Entity <sdma_tx_write_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_tx_read_handler.vhd" in Library mpmc_v5_04_a.
Entity <sdma_tx_read_handler> compiled.
Entity <sdma_tx_read_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_tx_port_controller.vhd" in Library mpmc_v5_04_a.
Entity <sdma_tx_port_controller> compiled.
Entity <sdma_tx_port_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_tx_rx_state.vhd" in Library mpmc_v5_04_a.
Entity <sdma_tx_rx_state> compiled.
Entity <sdma_tx_rx_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_rx_write_handler.vhd" in Library mpmc_v5_04_a.
Entity <sdma_rx_write_handler> compiled.
Entity <sdma_rx_write_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_rx_read_handler.vhd" in Library mpmc_v5_04_a.
Entity <sdma_rx_read_handler> compiled.
Entity <sdma_rx_read_handler> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_rx_port_controller.vhd" in Library mpmc_v5_04_a.
Entity <sdma_rx_port_controller> compiled.
Entity <sdma_rx_port_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/p_vfbc.vhd" in Library mpmc_v5_04_a.
Package <p_vfbc> compiled.
Package body <p_vfbc> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" in Library mpmc_v5_04_a.
Entity <ObjFifo_cons_ctl_async> compiled.
Entity <ObjFifo_cons_ctl_async> (Architecture <structure>) compiled.
Entity <ObjFifo_prod_ctl_async> compiled.
Entity <ObjFifo_prod_ctl_async> (Architecture <structure>) compiled.
Entity <ObjFifoAsyncDiffW> compiled.
Entity <ObjFifoAsyncDiffW> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_newcmd.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_newcmd> compiled.
Entity <vfbc_newcmd> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_cmd_fetch.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_cmd_fetch> compiled.
Entity <vfbc_cmd_fetch> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_cmd_buffer.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_cmd_buffer> compiled.
Entity <vfbc_cmd_buffer> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_cmd_control.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_cmd_control> compiled.
Entity <vfbc_cmd_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_burst_control.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_burst_control> compiled.
Entity <vfbc_burst_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_address_decoder.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_address_decoder> compiled.
Entity <plbv46_address_decoder> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_write_module.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_write_module> compiled.
Entity <plbv46_write_module> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_rd_support.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_rd_support> compiled.
Entity <plbv46_rd_support> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_address_decoder_dsplb.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_address_decoder_dsplb> compiled.
Entity <plbv46_address_decoder_dsplb> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_rd_support_dsplb.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_rd_support_dsplb> compiled.
Entity <plbv46_rd_support_dsplb> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_address_decoder_isplb.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_address_decoder_isplb> compiled.
Entity <plbv46_address_decoder_isplb> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_rd_support_isplb.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_rd_support_isplb> compiled.
Entity <plbv46_rd_support_isplb> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_address_decoder_single.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_address_decoder_single> compiled.
Entity <plbv46_address_decoder_single> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_rd_support_single.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_rd_support_single> compiled.
Entity <plbv46_rd_support_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_cntl.vhd" in Library mpmc_v5_04_a.
Entity <sdma_cntl> compiled.
Entity <sdma_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_datapath.vhd" in Library mpmc_v5_04_a.
Entity <sdma_datapath> compiled.
Entity <sdma_datapath> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc.vhd" in Library mpmc_v5_04_a.
Entity <vfbc> compiled.
Entity <vfbc> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_backend_control.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_backend_control> compiled.
Entity <vfbc_backend_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_pim> compiled.
Entity <plbv46_pim> (Architecture <rtl_pim>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma.vhd" in Library mpmc_v5_04_a.
Entity <sdma> compiled.
Entity <sdma> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc1_pim.vhd" in Library mpmc_v5_04_a.
Entity <vfbc1_pim> compiled.
Entity <vfbc1_pim> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/mpmc_ctrl_if.vhd" in Library mpmc_v5_04_a.
Entity <mpmc_ctrl_if> compiled.
Entity <mpmc_ctrl_if> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/vfbc_pim_wrapper.vhd" in Library mpmc_v5_04_a.
Entity <vfbc_pim_wrapper> compiled.
Entity <vfbc_pim_wrapper> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/sdma_wrapper.vhd" in Library mpmc_v5_04_a.
Entity <sdma_wrapper> compiled.
Entity <sdma_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim_wrapper.vhd" in Library mpmc_v5_04_a.
Entity <plbv46_pim_wrapper> compiled.
Entity <plbv46_pim_wrapper> (Architecture <rtl_pim>) compiled.
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_init_sdram.v" in library mpmc_v5_04_a
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_dm_iob_sdram.v" in library mpmc_v5_04_a
Module <phy_init_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_dq_iob_sdram.v" in library mpmc_v5_04_a
Module <phy_dm_iob_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_io_sdram.v" in library mpmc_v5_04_a
Module <phy_dq_iob_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_ctl_io_sdram.v" in library mpmc_v5_04_a
Module <phy_io_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_write_sdram.v" in library mpmc_v5_04_a
Module <phy_ctl_io_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/phy_top_sdram.v" in library mpmc_v5_04_a
Module <phy_write_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mib_pim.v" in library mpmc_v5_04_a
Module <phy_top_sdram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/port_encoder.v" in library mpmc_v5_04_a
Module <mib_pim> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_logic.v" in library mpmc_v5_04_a
Module <port_encoder> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/static_phy_srl_delay.v" in library mpmc_v5_04_a
Module <mpmc_ctrl_logic> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/static_phy_read.v" in library mpmc_v5_04_a
Module <static_phy_srl_delay> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/static_phy_write.v" in library mpmc_v5_04_a
Module <static_phy_read> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/static_phy_control.v" in library mpmc_v5_04_a
Module <static_phy_write> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/static_phy_iobs.v" in library mpmc_v5_04_a
Module <static_phy_control> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/static_phy_top.v" in library mpmc_v5_04_a
Module <static_phy_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/dpram.v" in library mpmc_v5_04_a
Module <static_phy_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/srl16e_fifo.v" in library mpmc_v5_04_a
Module <dpram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/srl16e_fifo_protect.v" in library mpmc_v5_04_a
Module <srl16e_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/fifo_pipeline.v" in library mpmc_v5_04_a
Module <srl16e_fifo_protect> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_sample_cycle.v" in library mpmc_v5_04_a
Module <fifo_pipeline> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_pm_arbiter.v" in library mpmc_v5_04_a
Module <mpmc_sample_cycle> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_pm_timer.v" in library mpmc_v5_04_a
Module <mpmc_pm_arbiter> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_pm.v" in library mpmc_v5_04_a
Module <mpmc_pm_timer> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_npi2pm_rd.v" in library mpmc_v5_04_a
Module <mpmc_pm> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_npi2pm_wr.v" in library mpmc_v5_04_a
Module <mpmc_npi2pm_rd> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_pm_npi_if.v" in library mpmc_v5_04_a
Module <mpmc_npi2pm_wr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_rdcntr.v" in library mpmc_v5_04_a
Module <mpmc_pm_npi_if> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/pop_generator.v" in library mpmc_v5_04_a
Module <mpmc_rdcntr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/xcl_addr.v" in library mpmc_v5_04_a
Module <pop_generator> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/xcl_read_data.v" in library mpmc_v5_04_a
Module <xcl_addr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/xcl_write_data.v" in library mpmc_v5_04_a
Module <xcl_read_data> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_xcl_if.v" in library mpmc_v5_04_a
Module <xcl_write_data> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/dualxcl_access_data_path.v" in library mpmc_v5_04_a
Module <mpmc_xcl_if> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/dualxcl_access.v" in library mpmc_v5_04_a
Module <dualxcl_access_data_path> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/dualxcl_fsm.v" in library mpmc_v5_04_a
Module <dualxcl_access> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/dualxcl_read.v" in library mpmc_v5_04_a
Module <dualxcl_fsm> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/dualxcl.v" in library mpmc_v5_04_a
Module <dualxcl_read> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v" in library mpmc_v5_04_a
Module <dualxcl> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v" in library mpmc_v5_04_a
Module <DDR_MEMC_FIFO_32_RdCntr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo_gen_fifoaddr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo_gen_input_pipeline> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo_gen_output_pipeline> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo_gen_push_tmp> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo_nto1_mux> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo_nto1_ormux> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ramb16_sx_sx.v" in library mpmc_v5_04_a
Module <mpmc_srl_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_bram_fifo.v" in library mpmc_v5_04_a
Module <mpmc_ramb16_sx_sx> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_read_fifo.v" in library mpmc_v5_04_a
Module <mpmc_bram_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_write_fifo.v" in library mpmc_v5_04_a
Module <mpmc_read_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_data_path.v" in library mpmc_v5_04_a
Module <mpmc_write_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_addr_path.v" in library mpmc_v5_04_a
Module <mpmc_data_path> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/fifo_32_rdcntr.v" in library mpmc_v5_04_a
Module <mpmc_addr_path> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/fifo_4.v" in library mpmc_v5_04_a
Module <fifo_32_rdcntr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/fifo_1.v" in library mpmc_v5_04_a
Module <fifo_4> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_path_fifo.v" in library mpmc_v5_04_a
Module <fifo_1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_req_pending_muxes.v" in library mpmc_v5_04_a
Module <mpmc_ctrl_path_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/high_priority_select.v" in library mpmc_v5_04_a
Module <arb_req_pending_muxes> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_type_fifo.v" in library mpmc_v5_04_a
Module <high_priority_select> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_type_muxes.v" in library mpmc_v5_04_a
Module <arb_pattern_type_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_acknowledge.v" in library mpmc_v5_04_a
Module <arb_pattern_type_muxes> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_bram_addr.v" in library mpmc_v5_04_a
Module <arb_acknowledge> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_start.v" in library mpmc_v5_04_a
Module <arb_bram_addr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_which_port.v" in library mpmc_v5_04_a
Module <arb_pattern_start> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_type.v" in library mpmc_v5_04_a
Module <arb_which_port> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arbiter.v" in library mpmc_v5_04_a
Module <arb_pattern_type> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v" in library mpmc_v5_04_a
Module <arbiter> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/ctrl_path.v" in library mpmc_v5_04_a
Module <mpmc_srl_delay> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_path.v" in library mpmc_v5_04_a
Module <ctrl_path> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_controller_iobs.v" in library mpmc_v5_04_a
Module <mpmc_ctrl_path> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_data_path_iobs.v" in library mpmc_v5_04_a
Module <v4_phy_controller_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_data_tap_inc.v" in library mpmc_v5_04_a
Module <v4_phy_data_path_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_dm_iob.v" in library mpmc_v5_04_a
Module <v4_phy_data_tap_inc> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_dq_iob.v" in library mpmc_v5_04_a
Module <v4_phy_dm_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_dqs_iob.v" in library mpmc_v5_04_a
Module <v4_phy_dq_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_infrastructure_iobs.v" in library mpmc_v5_04_a
Module <v4_phy_dqs_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_init_ddr1.v" in library mpmc_v5_04_a
Module <v4_phy_infrastructure_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_init_ddr2.v" in library mpmc_v5_04_a
Module <v4_phy_init_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_iobs.v" in library mpmc_v5_04_a
Module <v4_phy_init_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_pattern_compare8.v" in library mpmc_v5_04_a
Module <v4_phy_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_tap_ctrl.v" in library mpmc_v5_04_a
Module <v4_phy_pattern_compare8> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_tap_logic.v" in library mpmc_v5_04_a
Module <v4_phy_tap_ctrl> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_top.v" in library mpmc_v5_04_a
Module <v4_phy_tap_logic> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v4_phy_write.v" in library mpmc_v5_04_a
Module <v4_phy_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_calib_ddr1.v" in library mpmc_v5_04_a
Module <v4_phy_write> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dm_iob_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_calib_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dq_iob_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_dm_iob_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_dq_iob_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_io_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_dqs_iob_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_ctl_io_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_io_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_write_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_ctl_io_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_init_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_write_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_top_ddr1.v" in library mpmc_v5_04_a
Module <v5_phy_init_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_calib_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_top_ddr1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dm_iob_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_calib_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dq_iob_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_dm_iob_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_dq_iob_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_io_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_dqs_iob_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_ctl_io_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_io_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_write_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_ctl_io_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_init_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_write_ddr2> compiled
WARNING:HDLCompilers:299 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_init_ddr2.v" line 329 Too many digits specified in binary constant
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_top_ddr2.v" in library mpmc_v5_04_a
Module <v5_phy_init_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_rd_data_ram.v" in library mpmc_v5_04_a
Module <v5_phy_top_ddr2> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_cal_ctl.v" in library mpmc_v5_04_a
Module <s3_rd_data_ram> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_cal_top.v" in library mpmc_v5_04_a
Module <s3_cal_ctl> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_controller_iobs.v" in library mpmc_v5_04_a
Module <s3_cal_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_data_path.v" in library mpmc_v5_04_a
Module <s3_controller_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_data_path_iobs.v" in library mpmc_v5_04_a
Module <s3_data_path> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_data_read_controller.v" in library mpmc_v5_04_a
Module <s3_data_path_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_data_read.v" in library mpmc_v5_04_a
Module <s3_data_read_controller> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_dm_iobs.v" in library mpmc_v5_04_a
Module <s3_data_read> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_dq_iob.v" in library mpmc_v5_04_a
Module <s3_dm_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_dqs_delay.v" in library mpmc_v5_04_a
Module <s3_dq_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_dqs_div.v" in library mpmc_v5_04_a
Module <s3_dqs_delay> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_dqs_iob.v" in library mpmc_v5_04_a
Module <s3_dqs_div> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_fifo_0_wr_en.v" in library mpmc_v5_04_a
Module <s3_dqs_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_fifo_1_wr_en.v" in library mpmc_v5_04_a
Module <s3_fifo_0_wr_en> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_gray_cntr.v" in library mpmc_v5_04_a
Module <s3_fifo_1_wr_en> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_infrastructure.v" in library mpmc_v5_04_a
Module <s3_gray_cntr> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_infrastructure_iobs.v" in library mpmc_v5_04_a
Module <s3_infrastructure> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_iobs.v" in library mpmc_v5_04_a
Module <s3_infrastructure_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_phy_init.v" in library mpmc_v5_04_a
Module <s3_iobs> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_phy_top.v" in library mpmc_v5_04_a
Module <s3_phy_init> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_phy_write.v" in library mpmc_v5_04_a
Module <s3_phy_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_rd_data_ram0.v" in library mpmc_v5_04_a
Module <s3_phy_write> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_rd_data_ram1.v" in library mpmc_v5_04_a
Module <s3_rd_data_ram0> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s3_tap_dly.v" in library mpmc_v5_04_a
Module <s3_rd_data_ram1> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_pd.v" in library mpmc_v5_04_a
Module <s3_tap_dly> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_pd_top.v" in library mpmc_v5_04_a
Module <v6_ddrx_pd> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_dly_ctrl.v" in library mpmc_v5_04_a
Module <v6_ddrx_pd_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_rdclk_gen.v" in library mpmc_v5_04_a
Module <v6_ddrx_dly_ctrl> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_circ_buffer.v" in library mpmc_v5_04_a
Module <v6_ddrx_rdclk_gen> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_rddata_sync.v" in library mpmc_v5_04_a
Module <v6_ddrx_circ_buffer> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_rdctrl_sync.v" in library mpmc_v5_04_a
Module <v6_ddrx_rddata_sync> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_read.v" in library mpmc_v5_04_a
Module <v6_ddrx_rdctrl_sync> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_rdlvl.v" in library mpmc_v5_04_a
Module <v6_ddrx_read> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_write.v" in library mpmc_v5_04_a
Module <v6_ddrx_rdlvl> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_wrlvl.v" in library mpmc_v5_04_a
Module <v6_ddrx_write> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_init.v" in library mpmc_v5_04_a
Module <v6_ddrx_wrlvl> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_rd_bitslip.v" in library mpmc_v5_04_a
Module <v6_ddrx_init> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_dq_iob.v" in library mpmc_v5_04_a
Module <v6_ddrx_rd_bitslip> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_dm_iob.v" in library mpmc_v5_04_a
Module <v6_ddrx_dq_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_dqs_iob.v" in library mpmc_v5_04_a
Module <v6_ddrx_dm_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_data_io.v" in library mpmc_v5_04_a
Module <v6_ddrx_dqs_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_ck_iob.v" in library mpmc_v5_04_a
Module <v6_ddrx_data_io> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_clock_io.v" in library mpmc_v5_04_a
Module <v6_ddrx_ck_iob> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_control_io.v" in library mpmc_v5_04_a
Module <v6_ddrx_clock_io> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_ocb_mon_top.v" in library mpmc_v5_04_a
Module <v6_ddrx_control_io> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_ocb_mon.v" in library mpmc_v5_04_a
Module <v6_ddrx_ocb_mon_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v6_ddrx_top.v" in library mpmc_v5_04_a
Module <v6_ddrx_ocb_mon> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mcb_raw_wrapper.v" in library mpmc_v5_04_a
Module <v6_ddrx_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/iodrp_controller.v" in library mpmc_v5_04_a
Module <mcb_raw_wrapper> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/iodrp_mcb_controller.v" in library mpmc_v5_04_a
Module <iodrp_controller> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mcb_soft_calibration_top.v" in library mpmc_v5_04_a
Module <iodrp_mcb_controller> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mcb_soft_calibration.v" in library mpmc_v5_04_a
Module <mcb_soft_calibration_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/s6_phy_top.v" in library mpmc_v5_04_a
Module <mcb_soft_calibration> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_npi2mcb.v" in library mpmc_v5_04_a
Module <s6_phy_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/bram_fifo_32bit.v" in library mpmc_v5_04_a
Module <mpmc_npi2mcb> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_rmw_fifo.v" in library mpmc_v5_04_a
Module <bram_fifo_32bit> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ecc_control.v" in library mpmc_v5_04_a
Module <mpmc_rmw_fifo> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ecc_encode.v" in library mpmc_v5_04_a
Module <mpmc_ecc_control> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ecc_decode.v" in library mpmc_v5_04_a
Module <mpmc_ecc_encode> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/ecc_top.v" in library mpmc_v5_04_a
Module <mpmc_ecc_decode> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_realign_bytes.v" in library mpmc_v5_04_a
Module <ecc_top> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_debug_ctrl_reg.v" in library mpmc_v5_04_a
Module <mpmc_realign_bytes> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_core.v" in library mpmc_v5_04_a
Module <mpmc_debug_ctrl_reg> compiled
Compiling verilog file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc.v" in library mpmc_v5_04_a
Module <mpmc_core> compiled
Module <mpmc> compiled
Compiling verilog file "../hdl/ddr_sdram_0_wrapper.v" in library work
Module <ddr_sdram_0_wrapper> compiled
No errors in compilation
Analysis of file <"ddr_sdram_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ddr_sdram_0_wrapper> in library <work>.

Analyzing hierarchy for module <mpmc> in library <mpmc_v5_04_a> with parameters.
	C_ALL_PIMS_SHARE_ADDRESSES = "00000000000000000000000000000001"
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB0_NUM_SLOTS = 8
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_USE_DEFAULT = 0
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000011000"
	C_BASEADDR_CTRL10 = "000010101100"
	C_BASEADDR_CTRL11 = "000011001010"
	C_BASEADDR_CTRL12 = "000011010110"
	C_BASEADDR_CTRL13 = "000011110100"
	C_BASEADDR_CTRL14 = "000100000000"
	C_BASEADDR_CTRL15 = "000100010001"
	C_BASEADDR_CTRL2 = "000000100000"
	C_BASEADDR_CTRL3 = "000000111000"
	C_BASEADDR_CTRL4 = "000001000000"
	C_BASEADDR_CTRL5 = "000001011000"
	C_BASEADDR_CTRL6 = "000001100000"
	C_BASEADDR_CTRL7 = "000001111010"
	C_BASEADDR_CTRL8 = "000010000010"
	C_BASEADDR_CTRL9 = "000010100000"
	C_CTRL_AP_COL_CNT_ENABLE_INDEX = 13
	C_CTRL_AP_COL_CNT_LOAD_INDEX = 12
	C_CTRL_AP_COL_DELAY = 1
	C_CTRL_AP_OTF_ADDR12_INDEX = 0
	C_CTRL_AP_PIPELINE1_CE_DELAY = 0
	C_CTRL_AP_PI_ADDR_CE_DELAY = 0
	C_CTRL_AP_PORT_SELECT_DELAY = 0
	C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 14
	C_CTRL_AP_ROW_COL_SEL_INDEX = 15
	C_CTRL_ARB_RDMODWR_DELAY = 2
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010"
	C_CTRL_BRAM_INIT_01 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_03 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_04 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_06 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_07 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_08 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010"
	C_CTRL_BRAM_INIT_09 = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0A = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_0C = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010"
	C_CTRL_BRAM_INIT_0D = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0E = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_10 = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_11 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_12 = "0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110"
	C_CTRL_BRAM_INIT_13 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_15 = "0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_16 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_17 = "0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_18 = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_19 = "0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_1C = "0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_1E = "0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_COMPLETE_INDEX = 0
	C_CTRL_DFI_CAS_N_0_INDEX = 0
	C_CTRL_DFI_CAS_N_1_INDEX = 0
	C_CTRL_DFI_RAS_N_0_INDEX = 0
	C_CTRL_DFI_RAS_N_1_INDEX = 0
	C_CTRL_DFI_RDDATA_EN_INDEX = 0
	C_CTRL_DFI_WE_N_0_INDEX = 0
	C_CTRL_DFI_WE_N_1_INDEX = 0
	C_CTRL_DFI_WRDATA_EN_INDEX = 0
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = 2
	C_CTRL_DP_RDFIFO_PUSH_INDEX = 10
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 11
	C_CTRL_DP_SIZE_DELAY = 2
	C_CTRL_DP_WRFIFO_POP_INDEX = 0
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 3
	C_CTRL_IS_WRITE_INDEX = 1
	C_CTRL_PHYIF_CAS_N_INDEX = 3
	C_CTRL_PHYIF_DQS_O_INDEX = 8
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 5
	C_CTRL_PHYIF_FORCE_DM_INDEX = 16
	C_CTRL_PHYIF_RAS_N_INDEX = 2
	C_CTRL_PHYIF_WE_N_INDEX = 4
	C_CTRL_Q0_DELAY = 1
	C_CTRL_Q10_DELAY = 1
	C_CTRL_Q11_DELAY = 0
	C_CTRL_Q12_DELAY = 1
	C_CTRL_Q13_DELAY = 1
	C_CTRL_Q14_DELAY = 1
	C_CTRL_Q15_DELAY = 1
	C_CTRL_Q16_DELAY = 0
	C_CTRL_Q17_DELAY = 1
	C_CTRL_Q18_DELAY = 0
	C_CTRL_Q19_DELAY = 0
	C_CTRL_Q1_DELAY = 1
	C_CTRL_Q20_DELAY = 0
	C_CTRL_Q21_DELAY = 0
	C_CTRL_Q22_DELAY = 0
	C_CTRL_Q23_DELAY = 0
	C_CTRL_Q24_DELAY = 0
	C_CTRL_Q25_DELAY = 0
	C_CTRL_Q26_DELAY = 0
	C_CTRL_Q27_DELAY = 0
	C_CTRL_Q28_DELAY = 0
	C_CTRL_Q29_DELAY = 0
	C_CTRL_Q2_DELAY = 2
	C_CTRL_Q30_DELAY = 0
	C_CTRL_Q31_DELAY = 0
	C_CTRL_Q32_DELAY = 0
	C_CTRL_Q33_DELAY = 0
	C_CTRL_Q34_DELAY = 0
	C_CTRL_Q35_DELAY = 0
	C_CTRL_Q3_DELAY = 2
	C_CTRL_Q4_DELAY = 2
	C_CTRL_Q5_DELAY = 0
	C_CTRL_Q6_DELAY = 4
	C_CTRL_Q7_DELAY = 0
	C_CTRL_Q8_DELAY = 0
	C_CTRL_Q9_DELAY = 0
	C_CTRL_REPEAT4_INDEX = 17
	C_CTRL_RMW_INDEX = 6
	C_CTRL_SKIP_0_INDEX = 7
	C_CTRL_SKIP_1_INDEX = 9
	C_CTRL_SKIP_2_INDEX = 11
	C_DDR2_DQSN_ENABLE = "00000000000000000000000000000001"
	C_DEBUG_REG_ENABLE = "00000000000000000000000000000000"
	C_ECC_DATA_WIDTH = 8
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = "00000000000000000000000000000001"
	C_ECC_DM_WIDTH = 1
	C_ECC_DQS_WIDTH = 1
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_FAMILY = "virtex5"
	C_FAST_SIM_CALIBRATION = "0"
	C_HIGHADDR_CTRL0 = "000000010111"
	C_HIGHADDR_CTRL1 = "000000011111"
	C_HIGHADDR_CTRL10 = "000011001001"
	C_HIGHADDR_CTRL11 = "000011010101"
	C_HIGHADDR_CTRL12 = "000011110011"
	C_HIGHADDR_CTRL13 = "000011111111"
	C_HIGHADDR_CTRL14 = "000100010000"
	C_HIGHADDR_CTRL15 = "000100010010"
	C_HIGHADDR_CTRL2 = "000000110111"
	C_HIGHADDR_CTRL3 = "000000111111"
	C_HIGHADDR_CTRL4 = "000001010111"
	C_HIGHADDR_CTRL5 = "000001011111"
	C_HIGHADDR_CTRL6 = "000001111001"
	C_HIGHADDR_CTRL7 = "000010000001"
	C_HIGHADDR_CTRL8 = "000010011111"
	C_HIGHADDR_CTRL9 = "000010101011"
	C_IDELAY_CLK_FREQ = "DEFAULT"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000001"
	C_INCLUDE_ECC_TEST = "00000000000000000000000000000000"
	C_IODELAY_GRP = "DDR_SDRAM_0"
	C_MAX_REQ_ALLOWED = 1
	C_MCB_DQ0_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ10_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ11_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ12_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ13_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ14_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ15_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ1_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ2_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ3_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ4_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ5_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ6_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ7_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ8_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ9_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_LDQSN_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_LDQSP_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_UDQSN_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_UDQSP_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_USE_EXTERNAL_BUFPLL = 0
	C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
	C_MEM_ADDR_WIDTH = 14
	C_MEM_AUTO_SR = "ENABLED"
	C_MEM_BANKADDR_WIDTH = 2
	C_MEM_BITS_DATA_PER_DQS = 8
	C_MEM_CALIBRATION_BYPASS = "NO"
	C_MEM_CALIBRATION_DELAY = "HALF"
	C_MEM_CALIBRATION_MODE = 1
	C_MEM_CALIBRATION_SOFT_IP = "FALSE"
	C_MEM_CAL_WIDTH = "DEFAULT"
	C_MEM_CAS_LATENCY = 2
	C_MEM_CAS_WR_LATENCY = 5
	C_MEM_CE_WIDTH = 1
	C_MEM_CHECK_MAX_INDELAY = "00000000000000000000000000000000"
	C_MEM_CHECK_MAX_TAP_REG = "00000000000000000000000000000000"
	C_MEM_CLK_WIDTH = 1
	C_MEM_CS_N_WIDTH = 2
	C_MEM_DATA_WIDTH = 32
	C_MEM_DM_WIDTH = 4
	C_MEM_DQS_IO_COL = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_WIDTH = 4
	C_MEM_DQ_IO_MS = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DYNAMIC_WRITE_ODT = "OFF"
	C_MEM_HIGH_TEMP_SR = "NORMAL"
	C_MEM_IBUF_LPWR_MODE = "DEFAULT"
	C_MEM_INCDEC_THRESHOLD = "00000000000000000000000000000010"
	C_MEM_IODELAY_HP_MODE = "DEFAULT"
	C_MEM_NDQS_COL0 = 0
	C_MEM_NDQS_COL1 = 0
	C_MEM_NDQS_COL2 = 0
	C_MEM_NDQS_COL3 = 0
	C_MEM_NUM_DIMMS = 1
	C_MEM_NUM_RANKS = 2
	C_MEM_OCB_MONITOR = "DEFAULT"
	C_MEM_ODT_TYPE = 0
	C_MEM_ODT_WIDTH = 1
	C_MEM_PART_NUM_BANK_BITS = 2
	C_MEM_PART_NUM_COL_BITS = 10
	C_MEM_PART_NUM_ROW_BITS = 14
	C_MEM_PART_TRAS = 42000
	C_MEM_PART_TRCD = 15000
	C_MEM_PART_TREFI = 7800000
	C_MEM_PART_TRFC = 120000
	C_MEM_PART_TRP = 15000
	C_MEM_PART_TRTP = 7500
	C_MEM_PART_TWR = 15000
	C_MEM_PART_TWTR = 0
	C_MEM_PA_SR = "00000000000000000000000000000000"
	C_MEM_PHASE_DETECT = "DEFAULT"
	C_MEM_REDUCED_DRV = "00000000000000000000000000000000"
	C_MEM_REG_DIMM = "00000000000000000000000000000000"
	C_MEM_SIM_CAL_OPTION = "DEFAULT"
	C_MEM_SIM_INIT_OPTION = "DEFAULT"
	C_MEM_SKIP_DYNAMIC_CAL = "00000000000000000000000000000001"
	C_MEM_SKIP_DYN_IN_TERM = "00000000000000000000000000000001"
	C_MEM_SKIP_IN_TERM_CAL = "00000000000000000000000000000001"
	C_MEM_TYPE = "DDR"
	C_MEM_TZQINIT_MAXCNT = "00000000000000000000001000000000"
	C_MEM_WRLVL = 1
	C_MPMC_BASEADDR = 0
	C_MPMC_CLK0_PERIOD_PS = 8000
	C_MPMC_CLK_MEM_2X_PERIOD_PS = 1250
	C_MPMC_CTRL_AWIDTH = 32
	C_MPMC_CTRL_BASEADDR = 2222981120
	C_MPMC_CTRL_DWIDTH = 128
	C_MPMC_CTRL_HIGHADDR = 2223046655
	C_MPMC_CTRL_MID_WIDTH = 1
	C_MPMC_CTRL_NATIVE_DWIDTH = 32
	C_MPMC_CTRL_NUM_MASTERS = 1
	C_MPMC_CTRL_P2P = "00000000000000000000000000000000"
	C_MPMC_CTRL_SMALLEST_MASTER = 128
	C_MPMC_CTRL_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_MPMC_HIGHADDR = 536870911
	C_NCK_PER_CLK = "00000000000000000000000000000001"
	C_NUM_IDELAYCTRL = 3
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PI0_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI0_PM_DC_CNTR = 1
	C_PI0_PM_USED = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI0_RD_FIFO_TYPE = "BRAM"
	C_PI0_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI0_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI0_WR_FIFO_TYPE = "BRAM"
	C_PI1_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI1_PM_DC_CNTR = 1
	C_PI1_PM_USED = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI1_RD_FIFO_TYPE = "BRAM"
	C_PI1_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI1_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI1_WR_FIFO_TYPE = "BRAM"
	C_PI2_ADDRACK_PIPELINE = 1
	C_PI2_PM_DC_CNTR = 1
	C_PI2_PM_USED = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI2_RD_FIFO_TYPE = "BRAM"
	C_PI2_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI2_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI2_WR_FIFO_TYPE = "BRAM"
	C_PI3_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI3_PM_DC_CNTR = 1
	C_PI3_PM_USED = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI3_RD_FIFO_TYPE = "BRAM"
	C_PI3_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI3_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI3_WR_FIFO_TYPE = "BRAM"
	C_PI4_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI4_PM_DC_CNTR = 1
	C_PI4_PM_USED = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI4_RD_FIFO_TYPE = "BRAM"
	C_PI4_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI4_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI4_WR_FIFO_TYPE = "BRAM"
	C_PI5_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI5_PM_DC_CNTR = 1
	C_PI5_PM_USED = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI5_RD_FIFO_TYPE = "BRAM"
	C_PI5_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI5_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI5_WR_FIFO_TYPE = "BRAM"
	C_PI6_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI6_PM_DC_CNTR = 1
	C_PI6_PM_USED = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI6_RD_FIFO_TYPE = "BRAM"
	C_PI6_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI6_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI6_WR_FIFO_TYPE = "BRAM"
	C_PI7_ADDRACK_PIPELINE = "00000000000000000000000000000001"
	C_PI7_PM_DC_CNTR = 1
	C_PI7_PM_USED = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI7_RD_FIFO_TYPE = "BRAM"
	C_PI7_WR_FIFO_APP_PIPELINE = "00000000000000000000000000000001"
	C_PI7_WR_FIFO_MEM_PIPELINE = "00000000000000000000000000000001"
	C_PI7_WR_FIFO_TYPE = "BRAM"
	C_PIM0_BASEADDR = "11111111111111111111111111111111"
	C_PIM0_BASETYPE = 2
	C_PIM0_B_SUBTYPE = "PLB"
	C_PIM0_DATA_WIDTH = 64
	C_PIM0_HIGHADDR = "00000000000000000000000000000000"
	C_PIM0_OFFSET = "00000000000000000000000000000000"
	C_PIM0_SUBTYPE = "PLB"
	C_PIM1_BASEADDR = "11111111111111111111111111111111"
	C_PIM1_BASETYPE = 0
	C_PIM1_B_SUBTYPE = "INACTIVE"
	C_PIM1_DATA_WIDTH = 64
	C_PIM1_HIGHADDR = "00000000000000000000000000000000"
	C_PIM1_OFFSET = "00000000000000000000000000000000"
	C_PIM1_SUBTYPE = "INACTIVE"
	C_PIM2_BASEADDR = "11111111111111111111111111111111"
	C_PIM2_BASETYPE = 0
	C_PIM2_B_SUBTYPE = "INACTIVE"
	C_PIM2_DATA_WIDTH = 64
	C_PIM2_HIGHADDR = "00000000000000000000000000000000"
	C_PIM2_OFFSET = "00000000000000000000000000000000"
	C_PIM2_SUBTYPE = "INACTIVE"
	C_PIM3_BASEADDR = "11111111111111111111111111111111"
	C_PIM3_BASETYPE = 0
	C_PIM3_B_SUBTYPE = "INACTIVE"
	C_PIM3_DATA_WIDTH = 64
	C_PIM3_HIGHADDR = "00000000000000000000000000000000"
	C_PIM3_OFFSET = "00000000000000000000000000000000"
	C_PIM3_SUBTYPE = "INACTIVE"
	C_PIM4_BASEADDR = "11111111111111111111111111111111"
	C_PIM4_BASETYPE = 0
	C_PIM4_B_SUBTYPE = "INACTIVE"
	C_PIM4_DATA_WIDTH = 64
	C_PIM4_HIGHADDR = "00000000000000000000000000000000"
	C_PIM4_OFFSET = "00000000000000000000000000000000"
	C_PIM4_SUBTYPE = "INACTIVE"
	C_PIM5_BASEADDR = "11111111111111111111111111111111"
	C_PIM5_BASETYPE = 0
	C_PIM5_B_SUBTYPE = "INACTIVE"
	C_PIM5_DATA_WIDTH = 64
	C_PIM5_HIGHADDR = "00000000000000000000000000000000"
	C_PIM5_OFFSET = "00000000000000000000000000000000"
	C_PIM5_SUBTYPE = "INACTIVE"
	C_PIM6_BASEADDR = "11111111111111111111111111111111"
	C_PIM6_BASETYPE = 0
	C_PIM6_B_SUBTYPE = "INACTIVE"
	C_PIM6_DATA_WIDTH = 64
	C_PIM6_HIGHADDR = "00000000000000000000000000000000"
	C_PIM6_OFFSET = "00000000000000000000000000000000"
	C_PIM6_SUBTYPE = "INACTIVE"
	C_PIM7_BASEADDR = "11111111111111111111111111111111"
	C_PIM7_BASETYPE = 0
	C_PIM7_B_SUBTYPE = "INACTIVE"
	C_PIM7_DATA_WIDTH = 64
	C_PIM7_HIGHADDR = "00000000000000000000000000000000"
	C_PIM7_OFFSET = "00000000000000000000000000000000"
	C_PIM7_SUBTYPE = "INACTIVE"
	C_PM_DC_WIDTH = 48
	C_PM_ENABLE = "00000000000000000000000000000000"
	C_PM_GC_CNTR = 1
	C_PM_GC_WIDTH = 48
	C_PM_SHIFT_CNT_BY = 1
	C_PORT_CONFIG = 1
	C_PPC440MC0_BURST_LENGTH = 4
	C_PPC440MC0_PIPE_STAGES = 1
	C_PPC440MC1_BURST_LENGTH = 4
	C_PPC440MC1_PIPE_STAGES = 1
	C_PPC440MC2_BURST_LENGTH = 4
	C_PPC440MC2_PIPE_STAGES = 1
	C_PPC440MC3_BURST_LENGTH = 4
	C_PPC440MC3_PIPE_STAGES = 1
	C_PPC440MC4_BURST_LENGTH = 4
	C_PPC440MC4_PIPE_STAGES = 1
	C_PPC440MC5_BURST_LENGTH = 4
	C_PPC440MC5_PIPE_STAGES = 1
	C_PPC440MC6_BURST_LENGTH = 4
	C_PPC440MC6_PIPE_STAGES = 1
	C_PPC440MC7_BURST_LENGTH = 4
	C_PPC440MC7_PIPE_STAGES = 1
	C_RD_DATAPATH_TML_MAX_FANOUT = 0
	C_SDMA0_COMPLETED_ERR_RX = "00000000000000000000000000000001"
	C_SDMA0_COMPLETED_ERR_TX = "00000000000000000000000000000001"
	C_SDMA0_PI2LL_CLK_RATIO = 1
	C_SDMA0_PRESCALAR = 1023
	C_SDMA1_COMPLETED_ERR_RX = "00000000000000000000000000000001"
	C_SDMA1_COMPLETED_ERR_TX = "00000000000000000000000000000001"
	C_SDMA1_PI2LL_CLK_RATIO = 1
	C_SDMA1_PRESCALAR = 1023
	C_SDMA2_COMPLETED_ERR_RX = 1
	C_SDMA2_COMPLETED_ERR_TX = 1
	C_SDMA2_PI2LL_CLK_RATIO = 1
	C_SDMA2_PRESCALAR = 1023
	C_SDMA3_COMPLETED_ERR_RX = 1
	C_SDMA3_COMPLETED_ERR_TX = 1
	C_SDMA3_PI2LL_CLK_RATIO = 1
	C_SDMA3_PRESCALAR = 1023
	C_SDMA4_COMPLETED_ERR_RX = 1
	C_SDMA4_COMPLETED_ERR_TX = 1
	C_SDMA4_PI2LL_CLK_RATIO = 1
	C_SDMA4_PRESCALAR = 1023
	C_SDMA5_COMPLETED_ERR_RX = 1
	C_SDMA5_COMPLETED_ERR_TX = 1
	C_SDMA5_PI2LL_CLK_RATIO = 1
	C_SDMA5_PRESCALAR = 1023
	C_SDMA6_COMPLETED_ERR_RX = 1
	C_SDMA6_COMPLETED_ERR_TX = 1
	C_SDMA6_PI2LL_CLK_RATIO = 1
	C_SDMA6_PRESCALAR = 1023
	C_SDMA7_COMPLETED_ERR_RX = 1
	C_SDMA7_COMPLETED_ERR_TX = 1
	C_SDMA7_PI2LL_CLK_RATIO = 1
	C_SDMA7_PRESCALAR = 1023
	C_SDMA_CTRL0_AWIDTH = 32
	C_SDMA_CTRL0_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL0_DWIDTH = 64
	C_SDMA_CTRL0_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL0_MID_WIDTH = 1
	C_SDMA_CTRL0_NATIVE_DWIDTH = 32
	C_SDMA_CTRL0_NUM_MASTERS = 1
	C_SDMA_CTRL0_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL0_SMALLEST_MASTER = 32
	C_SDMA_CTRL0_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL1_AWIDTH = 32
	C_SDMA_CTRL1_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL1_DWIDTH = 64
	C_SDMA_CTRL1_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL1_MID_WIDTH = 1
	C_SDMA_CTRL1_NATIVE_DWIDTH = 32
	C_SDMA_CTRL1_NUM_MASTERS = 1
	C_SDMA_CTRL1_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL1_SMALLEST_MASTER = 32
	C_SDMA_CTRL1_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL2_AWIDTH = 32
	C_SDMA_CTRL2_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL2_DWIDTH = 64
	C_SDMA_CTRL2_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL2_MID_WIDTH = 1
	C_SDMA_CTRL2_NATIVE_DWIDTH = 32
	C_SDMA_CTRL2_NUM_MASTERS = 1
	C_SDMA_CTRL2_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL2_SMALLEST_MASTER = 32
	C_SDMA_CTRL2_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL3_AWIDTH = 32
	C_SDMA_CTRL3_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL3_DWIDTH = 64
	C_SDMA_CTRL3_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL3_MID_WIDTH = 1
	C_SDMA_CTRL3_NATIVE_DWIDTH = 32
	C_SDMA_CTRL3_NUM_MASTERS = 1
	C_SDMA_CTRL3_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL3_SMALLEST_MASTER = 32
	C_SDMA_CTRL3_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL4_AWIDTH = 32
	C_SDMA_CTRL4_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL4_DWIDTH = 64
	C_SDMA_CTRL4_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL4_MID_WIDTH = 1
	C_SDMA_CTRL4_NATIVE_DWIDTH = 32
	C_SDMA_CTRL4_NUM_MASTERS = 1
	C_SDMA_CTRL4_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL4_SMALLEST_MASTER = 32
	C_SDMA_CTRL4_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL5_AWIDTH = 32
	C_SDMA_CTRL5_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL5_DWIDTH = 64
	C_SDMA_CTRL5_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL5_MID_WIDTH = 1
	C_SDMA_CTRL5_NATIVE_DWIDTH = 32
	C_SDMA_CTRL5_NUM_MASTERS = 1
	C_SDMA_CTRL5_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL5_SMALLEST_MASTER = 32
	C_SDMA_CTRL5_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL6_AWIDTH = 32
	C_SDMA_CTRL6_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL6_DWIDTH = 64
	C_SDMA_CTRL6_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL6_MID_WIDTH = 1
	C_SDMA_CTRL6_NATIVE_DWIDTH = 32
	C_SDMA_CTRL6_NUM_MASTERS = 1
	C_SDMA_CTRL6_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL6_SMALLEST_MASTER = 32
	C_SDMA_CTRL6_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL7_AWIDTH = 32
	C_SDMA_CTRL7_BASEADDR = "11111111111111111111111111111111"
	C_SDMA_CTRL7_DWIDTH = 64
	C_SDMA_CTRL7_HIGHADDR = "00000000000000000000000000000000"
	C_SDMA_CTRL7_MID_WIDTH = 1
	C_SDMA_CTRL7_NATIVE_DWIDTH = 32
	C_SDMA_CTRL7_NUM_MASTERS = 1
	C_SDMA_CTRL7_P2P = "00000000000000000000000000000001"
	C_SDMA_CTRL7_SMALLEST_MASTER = 32
	C_SDMA_CTRL7_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SDMA_CTRL_BASEADDR = 4294967295
	C_SDMA_CTRL_HIGHADDR = 0
	C_SKIP_1_VALUE = "00000000000000000000000000001111"
	C_SKIP_2_VALUE = "00000000000000000000000000001111"
	C_SKIP_3_VALUE = "00000000000000000000000000001111"
	C_SKIP_4_VALUE = "00000000000000000000000000001111"
	C_SKIP_5_VALUE = "00000000000000000000000000001111"
	C_SKIP_6_VALUE = "00000000000000000000000000001111"
	C_SKIP_7_VALUE = "00000000000000000000000000001111"
	C_SKIP_SIM_INIT_DELAY = "00000000000000000000000000000000"
	C_SPECIAL_BOARD = "NONE"
	C_SPEEDGRADE_INT = 1
	C_SPLB0_AWIDTH = 32
	C_SPLB0_DWIDTH = 128
	C_SPLB0_MID_WIDTH = 1
	C_SPLB0_NATIVE_DWIDTH = 64
	C_SPLB0_NUM_MASTERS = 1
	C_SPLB0_P2P = "00000000000000000000000000000000"
	C_SPLB0_SMALLEST_MASTER = 128
	C_SPLB0_SUPPORT_BURSTS = "00000000000000000000000000000001"
	C_SPLB1_AWIDTH = 32
	C_SPLB1_DWIDTH = 64
	C_SPLB1_MID_WIDTH = 1
	C_SPLB1_NATIVE_DWIDTH = 64
	C_SPLB1_NUM_MASTERS = 1
	C_SPLB1_P2P = "00000000000000000000000000000001"
	C_SPLB1_SMALLEST_MASTER = 32
	C_SPLB1_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB2_AWIDTH = 32
	C_SPLB2_DWIDTH = 64
	C_SPLB2_MID_WIDTH = 1
	C_SPLB2_NATIVE_DWIDTH = 64
	C_SPLB2_NUM_MASTERS = 1
	C_SPLB2_P2P = "00000000000000000000000000000001"
	C_SPLB2_SMALLEST_MASTER = 32
	C_SPLB2_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB3_AWIDTH = 32
	C_SPLB3_DWIDTH = 64
	C_SPLB3_MID_WIDTH = 1
	C_SPLB3_NATIVE_DWIDTH = 64
	C_SPLB3_NUM_MASTERS = 1
	C_SPLB3_P2P = "00000000000000000000000000000001"
	C_SPLB3_SMALLEST_MASTER = 32
	C_SPLB3_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB4_AWIDTH = 32
	C_SPLB4_DWIDTH = 64
	C_SPLB4_MID_WIDTH = 1
	C_SPLB4_NATIVE_DWIDTH = 64
	C_SPLB4_NUM_MASTERS = 1
	C_SPLB4_P2P = "00000000000000000000000000000001"
	C_SPLB4_SMALLEST_MASTER = 32
	C_SPLB4_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB5_AWIDTH = 32
	C_SPLB5_DWIDTH = 64
	C_SPLB5_MID_WIDTH = 1
	C_SPLB5_NATIVE_DWIDTH = 64
	C_SPLB5_NUM_MASTERS = 1
	C_SPLB5_P2P = "00000000000000000000000000000001"
	C_SPLB5_SMALLEST_MASTER = 32
	C_SPLB5_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB6_AWIDTH = 32
	C_SPLB6_DWIDTH = 64
	C_SPLB6_MID_WIDTH = 1
	C_SPLB6_NATIVE_DWIDTH = 64
	C_SPLB6_NUM_MASTERS = 1
	C_SPLB6_P2P = "00000000000000000000000000000001"
	C_SPLB6_SMALLEST_MASTER = 32
	C_SPLB6_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_SPLB7_AWIDTH = 32
	C_SPLB7_DWIDTH = 64
	C_SPLB7_MID_WIDTH = 1
	C_SPLB7_NATIVE_DWIDTH = 64
	C_SPLB7_NUM_MASTERS = 1
	C_SPLB7_P2P = "00000000000000000000000000000001"
	C_SPLB7_SMALLEST_MASTER = 32
	C_SPLB7_SUPPORT_BURSTS = "00000000000000000000000000000000"
	C_STATIC_PHY_RDDATA_CLK_SEL = "00000000000000000000000000000000"
	C_STATIC_PHY_RDDATA_SWAP_RISE = "00000000000000000000000000000000"
	C_STATIC_PHY_RDEN_DELAY = "00000000000000000000000000000101"
	C_TBY4TAPVALUE = 9999
	C_TWR = "00000000000000000011101010011000"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_VFBC0_CMD_AFULL_COUNT = 3
	C_VFBC0_CMD_FIFO_DEPTH = 32
	C_VFBC0_RDWD_DATA_WIDTH = 32
	C_VFBC0_RDWD_FIFO_DEPTH = 1024
	C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC1_CMD_AFULL_COUNT = 3
	C_VFBC1_CMD_FIFO_DEPTH = 32
	C_VFBC1_RDWD_DATA_WIDTH = 32
	C_VFBC1_RDWD_FIFO_DEPTH = 1024
	C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC2_CMD_AFULL_COUNT = 3
	C_VFBC2_CMD_FIFO_DEPTH = 32
	C_VFBC2_RDWD_DATA_WIDTH = 32
	C_VFBC2_RDWD_FIFO_DEPTH = 1024
	C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC3_CMD_AFULL_COUNT = 3
	C_VFBC3_CMD_FIFO_DEPTH = 32
	C_VFBC3_RDWD_DATA_WIDTH = 32
	C_VFBC3_RDWD_FIFO_DEPTH = 1024
	C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC4_CMD_AFULL_COUNT = 3
	C_VFBC4_CMD_FIFO_DEPTH = 32
	C_VFBC4_RDWD_DATA_WIDTH = 32
	C_VFBC4_RDWD_FIFO_DEPTH = 1024
	C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC5_CMD_AFULL_COUNT = 3
	C_VFBC5_CMD_FIFO_DEPTH = 32
	C_VFBC5_RDWD_DATA_WIDTH = 32
	C_VFBC5_RDWD_FIFO_DEPTH = 1024
	C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC6_CMD_AFULL_COUNT = 3
	C_VFBC6_CMD_FIFO_DEPTH = 32
	C_VFBC6_RDWD_DATA_WIDTH = 32
	C_VFBC6_RDWD_FIFO_DEPTH = 1024
	C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC7_CMD_AFULL_COUNT = 3
	C_VFBC7_CMD_FIFO_DEPTH = 32
	C_VFBC7_RDWD_DATA_WIDTH = 32
	C_VFBC7_RDWD_FIFO_DEPTH = 1024
	C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_WR_DATAPATH_TML_PIPELINE = "00000000000000000000000000000001"
	C_WR_TRAINING_PORT = "00000000000000000000000000000000"
	C_XCL0_B_IN_USE = 0
	C_XCL0_B_LINESIZE = 4
	C_XCL0_B_WRITEXFER = 1
	C_XCL0_LINESIZE = 4
	C_XCL0_PIPE_STAGES = 2
	C_XCL0_WRITEXFER = 1
	C_XCL1_B_IN_USE = 0
	C_XCL1_B_LINESIZE = 4
	C_XCL1_B_WRITEXFER = 1
	C_XCL1_LINESIZE = 4
	C_XCL1_PIPE_STAGES = 2
	C_XCL1_WRITEXFER = 1
	C_XCL2_B_IN_USE = 0
	C_XCL2_B_LINESIZE = 4
	C_XCL2_B_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_PIPE_STAGES = 2
	C_XCL2_WRITEXFER = 1
	C_XCL3_B_IN_USE = 0
	C_XCL3_B_LINESIZE = 4
	C_XCL3_B_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_PIPE_STAGES = 2
	C_XCL3_WRITEXFER = 1
	C_XCL4_B_IN_USE = 0
	C_XCL4_B_LINESIZE = 4
	C_XCL4_B_WRITEXFER = 1
	C_XCL4_LINESIZE = 4
	C_XCL4_PIPE_STAGES = 2
	C_XCL4_WRITEXFER = 1
	C_XCL5_B_IN_USE = 0
	C_XCL5_B_LINESIZE = 4
	C_XCL5_B_WRITEXFER = 1
	C_XCL5_LINESIZE = 4
	C_XCL5_PIPE_STAGES = 2
	C_XCL5_WRITEXFER = 1
	C_XCL6_B_IN_USE = 0
	C_XCL6_B_LINESIZE = 4
	C_XCL6_B_WRITEXFER = 1
	C_XCL6_LINESIZE = 4
	C_XCL6_PIPE_STAGES = 2
	C_XCL6_WRITEXFER = 1
	C_XCL7_B_IN_USE = 0
	C_XCL7_B_LINESIZE = 4
	C_XCL7_B_WRITEXFER = 1
	C_XCL7_LINESIZE = 4
	C_XCL7_PIPE_STAGES = 2
	C_XCL7_WRITEXFER = 1
	P_AP_PIPELINE1 = "1"
	P_AP_PIPELINE2 = "1"
	P_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	P_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	P_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	P_B16_READ_SEQ = "00000000000000000000000000001001"
	P_B16_WRITE_SEQ = "00000000000000000000000000001000"
	P_B32_READ_SEQ = "00000000000000000000000000001011"
	P_B32_WRITE_SEQ = "00000000000000000000000000001010"
	P_B64_READ_SEQ = "00000000000000000000000000001101"
	P_B64_WRITE_SEQ = "00000000000000000000000000001100"
	P_BASEADDR_ARB0 = "000000000"
	P_BASEADDR_ARB1 = "000010000"
	P_BASEADDR_ARB10 = "010100000"
	P_BASEADDR_ARB11 = "010110000"
	P_BASEADDR_ARB12 = "011000000"
	P_BASEADDR_ARB13 = "011010000"
	P_BASEADDR_ARB14 = "011100000"
	P_BASEADDR_ARB15 = "011110000"
	P_BASEADDR_ARB2 = "000100000"
	P_BASEADDR_ARB3 = "000110000"
	P_BASEADDR_ARB4 = "001000000"
	P_BASEADDR_ARB5 = "001010000"
	P_BASEADDR_ARB6 = "001100000"
	P_BASEADDR_ARB7 = "001110000"
	P_BASEADDR_ARB8 = "010000000"
	P_BASEADDR_ARB9 = "010010000"
	P_CL4_READ_SEQ = "00000000000000000000000000000101"
	P_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	P_CL8_READ_SEQ = "00000000000000000000000000000111"
	P_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	P_CP_PIPELINE = "1"
	P_DEBUG_CTRL_MEM_BASEADDR = "10000100100000000010000000000000"
	P_DEBUG_CTRL_MEM_HIGHADDR = "10000100100000000010111111111111"
	P_DEBUG_CTRL_MEM_OFFSET = "00000000000000000010000000000000"
	P_DEBUG_CTRL_MEM_SIZE = "00000000000000000001000000000000"
	P_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	P_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	P_ECC_DATA_WIDTH_INT = "00000000000000000000000000001110"
	P_ECC_DM_WIDTH_INT = "00000000000000000000000000000010"
	P_ECC_DQS_WIDTH_INT = "00000000000000000000000000000010"
	P_ECC_NUM_REG = "00000000000000000000000000010000"
	P_ECC_REG_BASEADDR = "10000100100000000000000000000000"
	P_ECC_REG_HIGHADDR = "10000100100000000000000000111111"
	P_ECC_REG_OFFSET = "00000000000000000000000000000000"
	P_ECC_REG_SIZE = "00000000000000000000000001000000"
	P_FAMILY = "virtex5"
	P_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	P_HIGHADDR_ARB1 = "000011111"
	P_HIGHADDR_ARB10 = "010101111"
	P_HIGHADDR_ARB11 = "010111111"
	P_HIGHADDR_ARB12 = "011001111"
	P_HIGHADDR_ARB13 = "011011111"
	P_HIGHADDR_ARB14 = "011101111"
	P_HIGHADDR_ARB15 = "011111111"
	P_HIGHADDR_ARB2 = "000101111"
	P_HIGHADDR_ARB3 = "000111111"
	P_HIGHADDR_ARB4 = "001001111"
	P_HIGHADDR_ARB5 = "001011111"
	P_HIGHADDR_ARB6 = "001101111"
	P_HIGHADDR_ARB7 = "001111111"
	P_HIGHADDR_ARB8 = "010001111"
	P_HIGHADDR_ARB9 = "010011111"
	P_IDELAY_CTRL_RDY_HIGHBIT = "00000000000000000000000000000010"
	P_MEM_ADDITIVE_LATENCY = "00000000000000000000000000000000"
	P_MEM_BURST_LENGTH = "0100"
	P_MEM_CAS_LATENCY1 = "00000000000000000000000000000000"
	P_MEM_CAS_WR_LATENCY = "00000000000000000000000000000001"
	P_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	P_MEM_DDR2_ENABLE = "0"
	P_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	P_MEM_DQSN_ENABLE = "00000000000000000000000000000000"
	P_MEM_DQS_GATE_EN = "1"
	P_MEM_DQS_MATCHED = "0"
	P_MEM_DQS_WIDTH_INT = "00000000000000000000000000001000"
	P_MEM_HAS_BE = "00000000000000000000000000000000"
	P_MEM_IDEL_HIGH_PERF = "FALSE"
	P_MEM_IS_DDR = "1"
	P_MEM_SUPPORTED_BANK_OFFSETS = "00000100000000000000000000000000"
	P_MEM_SUPPORTED_COL_OFFSETS = "00000000000000000000000000000100"
	P_MEM_SUPPORTED_DIMM_OFFSETS = "00100000000000000000000000000000"
	P_MEM_SUPPORTED_RANK_OFFSETS = "00010000000000000000000000000000"
	P_MEM_SUPPORTED_ROW_OFFSETS = "00000000000000000001000000000000"
	P_MEM_SUPPORTED_TOTAL_OFFSETS = "00100000000000000000000000000000"
	P_MMCM_ADV_PS_WA = "OFF"
	P_MPMC_STATUS_NUM_REG = "00000000000000000000000000000001"
	P_MPMC_STATUS_REG_BASEADDR = "10000100100000000011000000000000"
	P_MPMC_STATUS_REG_HIGHADDR = "10000100100000000011000000000011"
	P_MPMC_STATUS_REG_OFFSET = "00000000000000000011000000000000"
	P_MPMC_STATUS_REG_SIZE = "00000000000000000000000000000100"
	P_NOP_SEQ = "00000000000000000000000000001111"
	P_NPI2PM_BUF_AWIDTH = "00000000000000000000000000000010"
	P_NPI2PM_BUF_DEPTH = "00000000000000000000000000000100"
	P_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	P_NUM_IDELAYCTRL = "00000000000000000000000000000011"
	P_PI0_RD_FIFO_TYPE = "BRAM"
	P_PI0_WR_FIFO_TYPE = "BRAM"
	P_PI1_RD_FIFO_TYPE = "BRAM"
	P_PI1_WR_FIFO_TYPE = "BRAM"
	P_PI2_RD_FIFO_TYPE = "BRAM"
	P_PI2_WR_FIFO_TYPE = "BRAM"
	P_PI3_RD_FIFO_TYPE = "BRAM"
	P_PI3_WR_FIFO_TYPE = "BRAM"
	P_PI4_RD_FIFO_TYPE = "BRAM"
	P_PI4_WR_FIFO_TYPE = "BRAM"
	P_PI5_RD_FIFO_TYPE = "BRAM"
	P_PI5_WR_FIFO_TYPE = "BRAM"
	P_PI6_RD_FIFO_TYPE = "BRAM"
	P_PI6_WR_FIFO_TYPE = "BRAM"
	P_PI7_RD_FIFO_TYPE = "BRAM"
	P_PI7_WR_FIFO_TYPE = "BRAM"
	P_PIM0_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM0_BASEADDR = "00000000000000000000000000000000"
	P_PIM0_BE_WIDTH = "00000000000000000000000000001000"
	P_PIM0_B_SUBTYPE = "INACTIVE"
	P_PIM0_DATA_WIDTH = "00000000000000000000000001000000"
	P_PIM0_HIGHADDR = "00011111111111111111111111111111"
	P_PIM0_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM0_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM1_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM1_BASEADDR = "00000000000000000000000000000000"
	P_PIM1_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM1_B_SUBTYPE = "INACTIVE"
	P_PIM1_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM1_HIGHADDR = "00011111111111111111111111111111"
	P_PIM1_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM1_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM2_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM2_BASEADDR = "00000000000000000000000000000000"
	P_PIM2_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM2_B_SUBTYPE = "INACTIVE"
	P_PIM2_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM2_HIGHADDR = "00011111111111111111111111111111"
	P_PIM2_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM2_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM3_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM3_BASEADDR = "00000000000000000000000000000000"
	P_PIM3_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM3_B_SUBTYPE = "INACTIVE"
	P_PIM3_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM3_HIGHADDR = "00011111111111111111111111111111"
	P_PIM3_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM3_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM4_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM4_BASEADDR = "00000000000000000000000000000000"
	P_PIM4_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM4_B_SUBTYPE = "INACTIVE"
	P_PIM4_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM4_HIGHADDR = "00011111111111111111111111111111"
	P_PIM4_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM4_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM5_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM5_BASEADDR = "00000000000000000000000000000000"
	P_PIM5_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM5_B_SUBTYPE = "INACTIVE"
	P_PIM5_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM5_HIGHADDR = "00011111111111111111111111111111"
	P_PIM5_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM5_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM6_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM6_BASEADDR = "00000000000000000000000000000000"
	P_PIM6_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM6_B_SUBTYPE = "INACTIVE"
	P_PIM6_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM6_HIGHADDR = "00011111111111111111111111111111"
	P_PIM6_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM6_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM7_ADDR_WIDTH = "00000000000000000000000000100000"
	P_PIM7_BASEADDR = "00000000000000000000000000000000"
	P_PIM7_BE_WIDTH = "00000000000000000000000000000100"
	P_PIM7_B_SUBTYPE = "INACTIVE"
	P_PIM7_DATA_WIDTH = "00000000000000000000000000100000"
	P_PIM7_HIGHADDR = "00011111111111111111111111111111"
	P_PIM7_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	P_PIM7_RD_FIFO_LATENCY = "00000000000000000000000000000010"
	P_PIM_BASETYPE = "00000000000000000000000000000010"
	P_PIM_RD_FIFO_LATENCY = "1010101010101010"
	P_PIPELINE_ADDRACK = "11111111"
	P_PIX_ADDR_WIDTH_MAX = "00000000000000000000000000100000"
	P_PIX_BE_WIDTH_MAX = "00000000000000000000000000001000"
	P_PIX_DATA_WIDTH_MAX = "00000000000000000000000001000000"
	P_PIX_RDWDADDR_WIDTH_MAX = "00000000000000000000000000000100"
	P_PI_DATA_WIDTH = "00000001"
	P_PI_RD_FIFO_TYPE = "1111111111111111"
	P_PI_WR_FIFO_TYPE = "1111111111111111"
	P_PM_BUF_AWIDTH = "00000000000000000000000000000011"
	P_PM_BUF_DEPTH = "00000000000000000000000000001000"
	P_PM_CTRL_NUM_REG = "00000000000000000000000000100000"
	P_PM_CTRL_REG_BASEADDR = "10000100100000000111000000000000"
	P_PM_CTRL_REG_HIGHADDR = "10000100100000000111000001111111"
	P_PM_CTRL_REG_OFFSET = "00000000000000000111000000000000"
	P_PM_CTRL_REG_SIZE = "00000000000000000000000010000000"
	P_PM_DATA_MEM_BASEADDR = "10000100100000001000000000000000"
	P_PM_DATA_MEM_HIGHADDR = "10000100100000001111111111111111"
	P_PM_DATA_MEM_OFFSET = "00000000000000001000000000000000"
	P_PM_DATA_MEM_SIZE = "00000000000000001000000000000000"
	P_PM_DC_CNTR = "11111111"
	P_PM_RD_TIMER_AWIDTH = "00000000000000000000000000000001"
	P_PM_RD_TIMER_DEPTH = "00000000000000000000000000000010"
	P_PM_USED = "11111111"
	P_PM_WR_TIMER_AWIDTH = "00000000000000000000000000000001"
	P_PM_WR_TIMER_DEPTH = "00000000000000000000000000000010"
	P_RD_FIFO_APP_PIPELINE = "11111111"
	P_RD_FIFO_MEM_PIPELINE = "11111111"
	P_REFH_SEQ = "00000000000000000000000000001110"
	P_REFRESH_CNT_MAX = 975
	P_REFRESH_CNT_WIDTH = "00000000000000000000000000001010"
	P_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	P_SDMA_CTRL0_BASEADDR = "11111111111111111111111111111111"
	P_SDMA_CTRL0_HIGHADDR = "00000000000000000000000001111110"
	P_SDMA_CTRL1_BASEADDR = "00000000000000000000000001111111"
	P_SDMA_CTRL1_HIGHADDR = "00000000000000000000000011111110"
	P_SDMA_CTRL2_BASEADDR = "00000000000000000000000011111111"
	P_SDMA_CTRL2_HIGHADDR = "00000000000000000000000101111110"
	P_SDMA_CTRL3_BASEADDR = "00000000000000000000000101111111"
	P_SDMA_CTRL3_HIGHADDR = "00000000000000000000000111111110"
	P_SDMA_CTRL4_BASEADDR = "00000000000000000000000111111111"
	P_SDMA_CTRL4_HIGHADDR = "00000000000000000000001001111110"
	P_SDMA_CTRL5_BASEADDR = "00000000000000000000001001111111"
	P_SDMA_CTRL5_HIGHADDR = "00000000000000000000001011111110"
	P_SDMA_CTRL6_BASEADDR = "00000000000000000000001011111111"
	P_SDMA_CTRL6_HIGHADDR = "00000000000000000000001101111110"
	P_SDMA_CTRL7_BASEADDR = "00000000000000000000001101111111"
	P_SDMA_CTRL7_HIGHADDR = "00000000000000000000001111111110"
	P_SDMA_CTRL_SHARED_OFFSET = "00000000000000000000000010000000"
	P_SPECIAL_BOARD = "00000000000000000000000000000000"
	P_STATIC_PHY_NUM_REG = "00000000000000000000000000000001"
	P_STATIC_PHY_REG_BASEADDR = "10000100100000000001000000000000"
	P_STATIC_PHY_REG_HIGHADDR = "10000100100000000001000000000011"
	P_STATIC_PHY_REG_OFFSET = "00000000000000000001000000000000"
	P_STATIC_PHY_REG_SIZE = "00000000000000000000000000000100"
	P_TBY4TAPVALUE = 26
	P_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	P_USE_MCB_S6_PHY = "0"
	P_USE_MIG_S3_PHY = "0"
	P_USE_MIG_V4_PHY = "0"
	P_USE_MIG_V5_PHY = "1"
	P_USE_MIG_V6_PHY = "0"
	P_USE_STATIC_PHY = "00000000000000000000000000000000"
	P_VFBC0_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC0_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC0_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC0_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC0_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC0_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC0_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC0_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC0_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC0_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC0_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC0_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC0_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC1_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC1_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC1_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC1_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC1_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC1_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC1_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC1_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC1_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC1_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC1_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC1_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC1_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC2_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC2_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC2_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC2_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC2_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC2_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC2_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC2_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC2_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC2_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC2_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC2_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC2_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC3_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC3_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC3_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC3_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC3_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC3_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC3_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC3_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC3_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC3_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC3_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC3_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC3_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC4_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC4_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC4_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC4_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC4_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC4_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC4_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC4_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC4_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC4_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC4_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC4_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC4_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC5_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC5_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC5_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC5_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC5_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC5_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC5_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC5_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC5_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC5_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC5_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC5_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC5_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC6_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC6_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC6_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC6_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC6_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC6_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC6_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC6_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC6_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC6_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC6_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC6_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC6_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC7_ASYNC_CLOCK = "00000000000000000000000000000001"
	P_VFBC7_BURST_LENGTH = "00000000000000000000000000100000"
	P_VFBC7_CHIPSCOPE_ENABLE = "00000000000000000000000000000000"
	P_VFBC7_CMD_PORT_ID = "00000000000000000000000000000000"
	P_VFBC7_RD_AEMPTY_COUNT = "00000000000000000000000000000011"
	P_VFBC7_RD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC7_RD_ENABLE = "00000000000000000000000000000001"
	P_VFBC7_RD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_VFBC7_WD_AFULL_COUNT = "00000000000000000000000000000011"
	P_VFBC7_WD_BYTEEN_ENABLE = "00000000000000000000000000000001"
	P_VFBC7_WD_DATA_WIDTH = "00000000000000000000000000100000"
	P_VFBC7_WD_ENABLE = "00000000000000000000000000000001"
	P_VFBC7_WD_FIFO_DEPTH = "00000000000000000000010000000000"
	P_WORD_READ_SEQ = "00000000000000000000000000000001"
	P_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	P_WR_FIFO_APP_PIPELINE = "11111111"
	P_WR_FIFO_MEM_PIPELINE = "11111111"

Analyzing hierarchy for module <mpmc_core> in library <mpmc_v5_04_a> with parameters.
	C_AP_PIPELINE1 = "1"
	C_AP_PIPELINE2 = "1"
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB0_NUM_SLOTS = "00000000000000000000000000001000"
	C_ARB_BRAM_ADDR_WIDTH = "00000000000000000000000000001001"
	C_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_ARB_SEQUENCE_ENCODING_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_ARB0 = "000000000"
	C_BASEADDR_ARB1 = "000010000"
	C_BASEADDR_ARB10 = "010100000"
	C_BASEADDR_ARB11 = "010110000"
	C_BASEADDR_ARB12 = "011000000"
	C_BASEADDR_ARB13 = "011010000"
	C_BASEADDR_ARB14 = "011100000"
	C_BASEADDR_ARB15 = "011110000"
	C_BASEADDR_ARB2 = "000100000"
	C_BASEADDR_ARB3 = "000110000"
	C_BASEADDR_ARB4 = "001000000"
	C_BASEADDR_ARB5 = "001010000"
	C_BASEADDR_ARB6 = "001100000"
	C_BASEADDR_ARB7 = "001110000"
	C_BASEADDR_ARB8 = "010000000"
	C_BASEADDR_ARB9 = "010010000"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000011000"
	C_BASEADDR_CTRL10 = "000010101100"
	C_BASEADDR_CTRL11 = "000011001010"
	C_BASEADDR_CTRL12 = "000011010110"
	C_BASEADDR_CTRL13 = "000011110100"
	C_BASEADDR_CTRL14 = "000100000000"
	C_BASEADDR_CTRL15 = "000100010001"
	C_BASEADDR_CTRL2 = "000000100000"
	C_BASEADDR_CTRL3 = "000000111000"
	C_BASEADDR_CTRL4 = "000001000000"
	C_BASEADDR_CTRL5 = "000001011000"
	C_BASEADDR_CTRL6 = "000001100000"
	C_BASEADDR_CTRL7 = "000001111010"
	C_BASEADDR_CTRL8 = "000010000010"
	C_BASEADDR_CTRL9 = "000010100000"
	C_BUFPLL_0_LOCK_SRC = "LOCK_TO_0"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_CTRL_AP_COL_CNT_ENABLE_INDEX = "00000000000000000000000000001101"
	C_CTRL_AP_COL_CNT_LOAD_INDEX = "00000000000000000000000000001100"
	C_CTRL_AP_COL_DELAY = "00000000000000000000000000000001"
	C_CTRL_AP_OTF_ADDR12_INDEX = "00000000000000000000000000000000"
	C_CTRL_AP_PIPELINE1_CE_DELAY = "00000000000000000000000000000000"
	C_CTRL_AP_PI_ADDR_CE_DELAY = "00000000000000000000000000000000"
	C_CTRL_AP_PORT_SELECT_DELAY = "00000000000000000000000000000000"
	C_CTRL_AP_PRECHARGE_ADDR10_INDEX = "00000000000000000000000000001110"
	C_CTRL_AP_ROW_COL_SEL_INDEX = "00000000000000000000000000001111"
	C_CTRL_ARB_RDMODWR_DELAY = "00000000000000000000000000000010"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010"
	C_CTRL_BRAM_INIT_01 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_03 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_04 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_06 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_07 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_08 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010"
	C_CTRL_BRAM_INIT_09 = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0A = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_0C = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010"
	C_CTRL_BRAM_INIT_0D = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0E = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_10 = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_11 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_12 = "0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110"
	C_CTRL_BRAM_INIT_13 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_15 = "0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_16 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_17 = "0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_18 = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_19 = "0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_1C = "0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_1E = "0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_COMPLETE_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_CAS_N_0_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_CAS_N_1_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_RAS_N_0_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_RAS_N_1_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_RDDATA_EN_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_WE_N_0_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_WE_N_1_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_WRDATA_EN_INDEX = "00000000000000000000000000000000"
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = "00000000000000000000000000000010"
	C_CTRL_DP_RDFIFO_PUSH_INDEX = "00000000000000000000000000001010"
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = "00000000000000000000000000001011"
	C_CTRL_DP_SIZE_DELAY = "00000000000000000000000000000010"
	C_CTRL_DP_WRFIFO_POP_INDEX = "00000000000000000000000000000000"
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = "00000000000000000000000000000011"
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = "00000000000000000000000000000100"
	C_CTRL_IS_WRITE_INDEX = "00000000000000000000000000000001"
	C_CTRL_PHYIF_CAS_N_INDEX = "00000000000000000000000000000011"
	C_CTRL_PHYIF_DQS_O_INDEX = "00000000000000000000000000001000"
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = "00000000000000000000000000000101"
	C_CTRL_PHYIF_FORCE_DM_INDEX = "00000000000000000000000000010000"
	C_CTRL_PHYIF_RAS_N_INDEX = "00000000000000000000000000000010"
	C_CTRL_PHYIF_WE_N_INDEX = "00000000000000000000000000000100"
	C_CTRL_Q0_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q10_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q11_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q12_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q13_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q14_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q15_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q16_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q17_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q18_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q19_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q1_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q20_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q21_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q22_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q23_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q24_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q25_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q26_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q27_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q28_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q29_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q2_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q30_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q31_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q32_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q33_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q34_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q35_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q3_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q4_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q5_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q6_DELAY = "00000000000000000000000000000100"
	C_CTRL_Q7_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q8_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q9_DELAY = "00000000000000000000000000000000"
	C_CTRL_REPEAT4_INDEX = "00000000000000000000000000010001"
	C_CTRL_RMW_INDEX = "00000000000000000000000000000110"
	C_CTRL_SKIP_0_INDEX = "00000000000000000000000000000111"
	C_CTRL_SKIP_1_INDEX = "00000000000000000000000000001001"
	C_CTRL_SKIP_2_INDEX = "00000000000000000000000000001011"
	C_DEBUG_REG_ENABLE = "00000000000000000000000000000000"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_ECC_DATA_WIDTH = "00000000000000000000000000001000"
	C_ECC_DATA_WIDTH_INT = "00000000000000000000000000001110"
	C_ECC_DECODE_PIPELINE = "1"
	C_ECC_DEC_THRESHOLD = "00000000000000000000000000000001"
	C_ECC_DEFAULT_ON = "00000000000000000000000000000001"
	C_ECC_DM_WIDTH = "00000000000000000000000000000001"
	C_ECC_DM_WIDTH_INT = "00000000000000000000000000000010"
	C_ECC_DQS_WIDTH = "00000000000000000000000000000001"
	C_ECC_DQS_WIDTH_INT = "00000000000000000000000000000010"
	C_ECC_ENCODE_PIPELINE = "1"
	C_ECC_NUM_REG = "00000000000000000000000000010000"
	C_ECC_PEC_THRESHOLD = "00000000000000000000000000000001"
	C_ECC_SEC_THRESHOLD = "00000000000000000000000000000001"
	C_FAMILY = "virtex5"
	C_FAST_CALIBRATION = "0"
	C_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	C_HIGHADDR_ARB1 = "000011111"
	C_HIGHADDR_ARB10 = "010101111"
	C_HIGHADDR_ARB11 = "010111111"
	C_HIGHADDR_ARB12 = "011001111"
	C_HIGHADDR_ARB13 = "011011111"
	C_HIGHADDR_ARB14 = "011101111"
	C_HIGHADDR_ARB15 = "011111111"
	C_HIGHADDR_ARB2 = "000101111"
	C_HIGHADDR_ARB3 = "000111111"
	C_HIGHADDR_ARB4 = "001001111"
	C_HIGHADDR_ARB5 = "001011111"
	C_HIGHADDR_ARB6 = "001101111"
	C_HIGHADDR_ARB7 = "001111111"
	C_HIGHADDR_ARB8 = "010001111"
	C_HIGHADDR_ARB9 = "010011111"
	C_HIGHADDR_CTRL0 = "000000010111"
	C_HIGHADDR_CTRL1 = "000000011111"
	C_HIGHADDR_CTRL10 = "000011001001"
	C_HIGHADDR_CTRL11 = "000011010101"
	C_HIGHADDR_CTRL12 = "000011110011"
	C_HIGHADDR_CTRL13 = "000011111111"
	C_HIGHADDR_CTRL14 = "000100010000"
	C_HIGHADDR_CTRL15 = "000100010010"
	C_HIGHADDR_CTRL2 = "000000110111"
	C_HIGHADDR_CTRL3 = "000000111111"
	C_HIGHADDR_CTRL4 = "000001010111"
	C_HIGHADDR_CTRL5 = "000001011111"
	C_HIGHADDR_CTRL6 = "000001111001"
	C_HIGHADDR_CTRL7 = "000010000001"
	C_HIGHADDR_CTRL8 = "000010011111"
	C_HIGHADDR_CTRL9 = "000010101011"
	C_IDELAY_CLK_FREQ = "DEFAULT"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000001"
	C_INCLUDE_ECC_TEST = "00000000000000000000000000000000"
	C_INIT0_STALL = "00000000000000000000000000000000"
	C_INIT1_STALL = "00000000000000000000000000000000"
	C_INIT2_STALL = "00000000000000000000000000000000"
	C_IODELAY_GRP = "DDR_SDRAM_0"
	C_IS_DDR = "1"
	C_MAX_REQ_ALLOWED = "00000000000000000000000000000001"
	C_MCB_DQ0_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ10_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ11_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ12_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ13_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ14_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ15_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ1_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ2_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ3_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ4_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ5_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ6_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ7_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ8_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_DQ9_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_LDQSN_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_LDQSP_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_UDQSN_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_UDQSP_TAP_DELAY_VAL = "00000000000000000000000000000000"
	C_MCB_USE_EXTERNAL_BUFPLL = "00000000000000000000000000000000"
	C_MEM_ADDITIVE_LATENCY = "00000000000000000000000000000000"
	C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
	C_MEM_ADDR_WIDTH = "00000000000000000000000000001110"
	C_MEM_AUTO_SR = "ENABLED"
	C_MEM_BANKADDR_WIDTH = "00000000000000000000000000000010"
	C_MEM_BITS_DATA_PER_DQS = "00000000000000000000000000001000"
	C_MEM_BURST_LENGTH = "0100"
	C_MEM_CALIBRATION_BYPASS = "NO"
	C_MEM_CALIBRATION_DELAY = "HALF"
	C_MEM_CALIBRATION_MODE = "00000000000000000000000000000001"
	C_MEM_CALIBRATION_SOFT_IP = "FALSE"
	C_MEM_CAL_WIDTH = "DEFAULT"
	C_MEM_CAS_LATENCY0 = "00000000000000000000000000000010"
	C_MEM_CAS_LATENCY1 = "00000000000000000000000000000000"
	C_MEM_CAS_WR_LATENCY = "00000000000000000000000000000001"
	C_MEM_CE_WIDTH = "00000000000000000000000000000001"
	C_MEM_CLK_WIDTH = "00000000000000000000000000000001"
	C_MEM_CS_N_WIDTH = "00000000000000000000000000000010"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	C_MEM_DDR2_ENABLE = "0"
	C_MEM_DM_WIDTH = "00000000000000000000000000000100"
	C_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQSN_ENABLE = "00000000000000000000000000000000"
	C_MEM_DQS_GATE_EN = "1"
	C_MEM_DQS_IO_COL = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_LOC_COL3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DQS_MATCHED = "0"
	C_MEM_DQS_WIDTH = "00000000000000000000000000000100"
	C_MEM_DQS_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQ_IO_MS = "000000000000000000000000000000000000000000000000000000000000000000000000"
	C_MEM_DYNAMIC_WRITE_ODT = "OFF"
	C_MEM_HIGH_TEMP_SR = "NORMAL"
	C_MEM_IBUF_LPWR_MODE = "DEFAULT"
	C_MEM_IDEL_HIGH_PERF = "FALSE"
	C_MEM_IODELAY_HP_MODE = "DEFAULT"
	C_MEM_NDQS_COL0 = "00000000000000000000000000000000"
	C_MEM_NDQS_COL1 = "00000000000000000000000000000000"
	C_MEM_NDQS_COL2 = "00000000000000000000000000000000"
	C_MEM_NDQS_COL3 = "00000000000000000000000000000000"
	C_MEM_NUM_DIMMS = "00000000000000000000000000000001"
	C_MEM_NUM_RANKS = "00000000000000000000000000000010"
	C_MEM_OCB_MONITOR = "DEFAULT"
	C_MEM_ODT_TYPE = "00000000000000000000000000000000"
	C_MEM_ODT_WIDTH = "00000000000000000000000000000001"
	C_MEM_PART_NUM_COL_BITS = "00000000000000000000000000001010"
	C_MEM_PART_TRAS = "00000000000000001010010000010000"
	C_MEM_PART_TRCD = "00000000000000000011101010011000"
	C_MEM_PART_TREFI = "00000000011101110000010011000000"
	C_MEM_PART_TRFC = "00000000000000011101010011000000"
	C_MEM_PART_TRP = "00000000000000000011101010011000"
	C_MEM_PART_TRTP = "00000000000000000001110101001100"
	C_MEM_PART_TWR = "00000000000000000011101010011000"
	C_MEM_PART_TWTR = "00000000000000000000000000000000"
	C_MEM_PA_SR = "00000000000000000000000000000000"
	C_MEM_PHASE_DETECT = "DEFAULT"
	C_MEM_REDUCED_DRV = "00000000000000000000000000000000"
	C_MEM_REG_DIMM = "00000000000000000000000000000000"
	C_MEM_SIM_CAL_OPTION = "DEFAULT"
	C_MEM_SIM_INIT_OPTION = "DEFAULT"
	C_MEM_SKIP_DYNAMIC_CAL = "00000000000000000000000000000001"
	C_MEM_SKIP_DYN_IN_TERM = "00000000000000000000000000000001"
	C_MEM_SKIP_IN_TERM_CAL = "00000000000000000000000000000001"
	C_MEM_SUPPORTED_BANK_OFFSETS = "00000100000000000000000000000000"
	C_MEM_SUPPORTED_COL_OFFSETS = "00000000000000000000000000000100"
	C_MEM_SUPPORTED_DIMM_OFFSETS = "00100000000000000000000000000000"
	C_MEM_SUPPORTED_RANK_OFFSETS = "00010000000000000000000000000000"
	C_MEM_SUPPORTED_ROW_OFFSETS = "00000000000000000001000000000000"
	C_MEM_SUPPORTED_TOTAL_OFFSETS = "00100000000000000000000000000000"
	C_MEM_TYPE = "DDR"
	C_MEM_TZQINIT_MAXCNT = "00000000000000000000001000000000"
	C_MEM_WRLVL = "00000000000000000000000000000001"
	C_MMCM_ADV_PS_WA = "ON"
	C_MPMC_CLK_MEM_2X_PERIOD_PS = "00000000000000000000010011100010"
	C_MPMC_CLK_PERIOD = "00000000000000000001111101000000"
	C_NCK_PER_CLK = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PI0_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI0_BE_WIDTH = "00000000000000000000000000001000"
	C_PI0_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI0_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI1_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI1_BE_WIDTH = "00000000000000000000000000001000"
	C_PI1_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI1_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI2_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI2_BE_WIDTH = "00000000000000000000000000001000"
	C_PI2_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI2_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI3_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI3_BE_WIDTH = "00000000000000000000000000001000"
	C_PI3_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI3_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI4_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI4_BE_WIDTH = "00000000000000000000000000001000"
	C_PI4_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI4_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI5_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI5_BE_WIDTH = "00000000000000000000000000001000"
	C_PI5_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI5_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI6_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI6_BE_WIDTH = "00000000000000000000000000001000"
	C_PI6_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI6_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PI7_ADDR_WIDTH = "00000000000000000000000000100000"
	C_PI7_BE_WIDTH = "00000000000000000000000000001000"
	C_PI7_DATA_WIDTH = "00000000000000000000000001000000"
	C_PI7_RDWDADDR_WIDTH = "00000000000000000000000000000100"
	C_PIM0_BASETYPE = "00000000000000000000000000000010"
	C_PIM1_BASETYPE = "00000000000000000000000000000000"
	C_PIM2_BASETYPE = "00000000000000000000000000000000"
	C_PIM3_BASETYPE = "00000000000000000000000000000000"
	C_PIM4_BASETYPE = "00000000000000000000000000000000"
	C_PIM5_BASETYPE = "00000000000000000000000000000000"
	C_PIPELINE_ADDRACK = "11111111"
	C_PIX_ADDR_WIDTH_MAX = "00000000000000000000000000100000"
	C_PIX_BE_WIDTH_MAX = "00000000000000000000000000001000"
	C_PIX_DATA_WIDTH_MAX = "00000000000000000000000001000000"
	C_PIX_RDWDADDR_WIDTH_MAX = "00000000000000000000000000000100"
	C_PI_DATA_WIDTH = "00000001"
	C_PI_RD_FIFO_TYPE = "1111111111111111"
	C_PI_WR_FIFO_TYPE = "1111111111111111"
	C_PORT_CONFIG = "00000000000000000000000000000001"
	C_RAMB_SIM_COLLISION_CHECK = "NONE"
	C_RD_DATAPATH_TML_MAX_FANOUT = "00000000000000000000000000000000"
	C_RD_FIFO_APP_PIPELINE = "11111111"
	C_RD_FIFO_MEM_PIPELINE = "11111111"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_REFRESH_CNT_MAX = "00000000000000000000001111001111"
	C_REFRESH_CNT_WIDTH = "00000000000000000000000000001010"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_SKIP_1_VALUE = "00000000000000000000000000001111"
	C_SKIP_2_VALUE = "00000000000000000000000000001111"
	C_SKIP_3_VALUE = "00000000000000000000000000001111"
	C_SKIP_4_VALUE = "00000000000000000000000000001111"
	C_SKIP_5_VALUE = "00000000000000000000000000001111"
	C_SKIP_6_VALUE = "00000000000000000000000000001111"
	C_SKIP_7_VALUE = "00000000000000000000000000001111"
	C_SKIP_INIT_DELAY = "0"
	C_SPECIAL_BOARD = "00000000000000000000000000000000"
	C_SPEEDGRADE_INT = "00000000000000000000000000000001"
	C_STATIC_PHY_NUM_REG = "00000000000000000000000000000001"
	C_STATIC_PHY_RDDATA_CLK_SEL = "00000000000000000000000000000000"
	C_STATIC_PHY_RDDATA_SWAP_RISE = "00000000000000000000000000000000"
	C_STATIC_PHY_RDEN_DELAY = "00000000000000000000000000000101"
	C_TBY4TAPVALUE = 26
	C_TWR = "00000000000000000011101010011000"
	C_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	C_USE_MCB_S6_PHY = "0"
	C_USE_MIG_S3_PHY = "0"
	C_USE_MIG_V4_PHY = "0"
	C_USE_MIG_V5_PHY = "1"
	C_USE_MIG_V6_PHY = "0"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	C_WR_DATAPATH_TML_PIPELINE = "00000000000000000000000000000001"
	C_WR_FIFO_APP_PIPELINE = "11111111"
	C_WR_FIFO_MEM_PIPELINE = "11111111"
	C_WR_FIFO_MEM_PIPELINE_SINGLE = "1"
	C_WR_TRAINING_PORT = "00000000000000000000000000000000"
	P_AL = "0"
	P_BURST_MODE = "4"
	P_BURST_TYPE = "SEQ"
	P_CS_BITS = "00000000000000000000000000000001"
	P_CS_WIDTH = "00000000000000000000000000000010"
	P_DDR2_RTT_NOM = "0"
	P_DDR2_RTT_WR = "0"
	P_DDR3_RTT_NOM = "0"
	P_DDR3_RTT_WR = "0"
	P_DELAY_PHYIF_DP_WRFIFO_POP = "0"
	P_DQS_BITS = "00000000000000000000000000000010"
	P_DQ_BITS = "00000000000000000000000000000101"
	P_ECC_DQS_BITS = "00000000000000000000000000000001"
	P_ECC_DQ_BITS = "00000000000000000000000000000001"
	P_HIGH_PERFORMANCE_MODE = "TRUE"
	P_IBUF_LPWR_MODE = "OFF"
	P_IODELAY_HP_MODE = "ON"
	P_MEM_CAL_WIDTH = "FULL"
	P_MEM_WRLVL = "ON"
	P_NCS_PER_RANK = "00000000000000000000000000000001"
	P_OCB_MONITOR = "ON"
	P_OUTPUT_DRV = "HIGH"
	P_PD_TAP_REQ = "00000000000000000000000000001010"
	P_PHASE_DETECT = "ON"
	P_RANK_WIDTH = "00000000000000000000000000000001"
	P_REFCLK_FREQ = 200.000000
	P_REG_CTRL = "OFF"
	P_RST_DIV_SYNC_NUM = "00000000000000000000000000001000"
	P_SIM_CAL_OPTION = "NONE"
	P_SIM_INIT_OPTION = "NONE"
	P_SLOT_0_CONFIG = "00000001"
	P_SLOT_1_CONFIG = "00000000"
	P_TCQ = "00000000000000000000000001100100"
	P_USE_DM_PORT = "00000000000000000000000000000001"
	P_USE_INIT_PUSH = "1"
	P_WDF_RDEN_EARLY = "1"
	RDF_PUSH_BITS = "00000000000000000000000000000101"

Analyzing hierarchy for entity <plbv46_pim_wrapper> in library <mpmc_v5_04_a> (architecture <rtl_pim>) with generics.
	C_FAMILY = "virtex5"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = 0
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = 536870911
	C_MPMC_PIM_MEM_HAS_BE = 0
	C_MPMC_PIM_OFFSET = 0
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <mpmc_ctrl_if> in library <mpmc_v5_04_a> (architecture <IMP>) with generics.
	C_DEBUG_CTRL_MEM_BASEADDR = 2222989312
	C_DEBUG_CTRL_MEM_HIGHADDR = 2222993407
	C_ECC_NUM_REG = 16
	C_ECC_REG_BASEADDR = 2222981120
	C_ECC_REG_HIGHADDR = 2222981183
	C_FAMILY = "virtex5"
	C_MPMC_STATUS_NUM_REG = 1
	C_MPMC_STATUS_REG_BASEADDR = 2222993408
	C_MPMC_STATUS_REG_HIGHADDR = 2222993411
	C_PM_CTRL_NUM_REG = 32
	C_PM_CTRL_REG_BASEADDR = 2223009792
	C_PM_CTRL_REG_HIGHADDR = 2223009919
	C_PM_DATA_MEM_BASEADDR = 2223013888
	C_PM_DATA_MEM_HIGHADDR = 2223046655
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 0
	C_STATIC_PHY_NUM_REG = 1
	C_STATIC_PHY_REG_BASEADDR = 2222985216
	C_STATIC_PHY_REG_HIGHADDR = 2222985219
WARNING:Xst:821 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 268: Loop body will iterate zero times
WARNING:Xst:821 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 268: Loop body will iterate zero times

Analyzing hierarchy for module <ecc_top> in library <mpmc_v5_04_a> with parameters.
	C_DELAY_PHYIF_DP_WRFIFO_POP = "0"
	C_ECC_DATA_WIDTH = "00000000000000000000000000001000"
	C_ECC_DATA_WIDTH_INT = "00000000000000000000000000001110"
	C_ECC_DECODE_PIPELINE = "1"
	C_ECC_DEC_THRESHOLD = "00000000000000000000000000000001"
	C_ECC_DEFAULT_ON = "00000000000000000000000000000001"
	C_ECC_DM_WIDTH_INT = "00000000000000000000000000000010"
	C_ECC_DQS_WIDTH = "00000000000000000000000000000001"
	C_ECC_ENCODE_PIPELINE = "1"
	C_ECC_NUM_REG = "00000000000000000000000000010000"
	C_ECC_PEC_THRESHOLD = "00000000000000000000000000000001"
	C_ECC_SEC_THRESHOLD = "00000000000000000000000000000001"
	C_FAMILY = "virtex5"
	C_INCLUDE_ECC_TEST = "00000000000000000000000000000000"
	C_IS_DDR = "1"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	C_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQS_WIDTH = "00000000000000000000000000000100"
	C_MEM_TYPE = "DDR"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_USE_INIT_PUSH = "1"
	C_USE_MIG_S3_PHY = "0"
	C_USE_MIG_V4_PHY = "0"
	C_USE_MIG_V5_PHY = "1"
	C_USE_MIG_V6_PHY = "0"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_WDF_RDEN_EARLY = "1"
	C_WR_DATAPATH_TML_PIPELINE = "00000000000000000000000000000001"
	C_WR_FIFO_MEM_PIPELINE_SINGLE = "1"
	RDF_PUSH_BITS = "00000000000000000000000000000101"

Analyzing hierarchy for module <mpmc_realign_bytes> in library <mpmc_v5_04_a> with parameters.
	C_DATA_WIDTH = "00000000000000000000000001010000"
	C_DELAY_WIDTH = "00000000000000000000000000000010"
	C_IS_DDR = "1"

Analyzing hierarchy for module <v5_phy_top_ddr1> in library <mpmc_v5_04_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "0100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001110"
	CS_NUM = "00000000000000000000000000000010"
	CS_WIDTH = "00000000000000000000000000000010"
	DDR2_ENABLE = "0"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000000101"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_GATE_EN = "1"
	DQS_WIDTH = "00000000000000000000000000000101"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000101000"
	ECC_ENABLE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"
	ODT_TYPE = "00000000000000000000000000000000"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001110"
	SIM_ONLY = "0"
	USE_DM_PORT = "00000000000000000000000000000001"
	WDF_RDEN_EARLY = 1
	WDF_RDEN_WIDTH = 1

Analyzing hierarchy for module <mpmc_addr_path> in library <mpmc_v5_04_a> with parameters.
	C_AP_PIPELINE1 = "1"
	C_AP_PIPELINE2 = "1"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_FAMILY = "virtex5"
	C_IS_DDR = "1"
	C_MEM_ADDR_WIDTH = "00000000000000000000000000001110"
	C_MEM_BANKADDR_WIDTH = "00000000000000000000000000000010"
	C_MEM_BURST_LENGTH = "0100"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DIMM0_BANK_OFFSET = "00000000000000000000000000011001"
	C_MEM_DIMM0_COL_OFFSET = "00000000000000000000000000000010"
	C_MEM_DIMM0_DIMM_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM0_RANK_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM0_ROW_OFFSET = "00000000000000000000000000001100"
	C_MEM_DIMM0_TOTAL_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM1_BANK_OFFSET = "00000000000000000000000000011001"
	C_MEM_DIMM1_COL_OFFSET = "00000000000000000000000000000010"
	C_MEM_DIMM1_DIMM_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM1_RANK_OFFSET = "00000000000000000000000000011011"
	C_MEM_DIMM1_ROW_OFFSET = "00000000000000000000000000001100"
	C_MEM_DIMM1_TOTAL_OFFSET = "00000000000000000000000000011011"
	C_MEM_NUM_DIMMS = "00000000000000000000000000000001"
	C_MEM_NUM_RANKS = "00000000000000000000000000000010"
	C_MEM_SUPPORTED_BANK_OFFSETS = "00000100000000000000000000000000"
	C_MEM_SUPPORTED_COL_OFFSETS = "00000000000000000000000000000100"
	C_MEM_SUPPORTED_DIMM_OFFSETS = "00100000000000000000000000000000"
	C_MEM_SUPPORTED_RANK_OFFSETS = "00010000000000000000000000000000"
	C_MEM_SUPPORTED_ROW_OFFSETS = "00000000000000000001000000000000"
	C_MEM_SUPPORTED_TOTAL_OFFSETS = "00100000000000000000000000000000"
	C_MEM_TYPE = "DDR"
	C_NCK_PER_CLK = "00000000000000000000000000000001"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_USE_MIG_S3_PHY = "0"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_USE_TEMP_PARAMETERS = "00000000000000000000000000000001"
	P_MEM_DATA_WIDTH_SDR = "00000000000000000000000001000000"

Analyzing hierarchy for module <mpmc_ctrl_path> in library <mpmc_v5_04_a> with parameters.
	C_AP_PIPELINE1 = "1"
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = "00000000000000000000000000001001"
	C_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_ARB_SEQUENCE_ENCODING_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_ARB0 = "000000000"
	C_BASEADDR_ARB1 = "000010000"
	C_BASEADDR_ARB10 = "010100000"
	C_BASEADDR_ARB11 = "010110000"
	C_BASEADDR_ARB12 = "011000000"
	C_BASEADDR_ARB13 = "011010000"
	C_BASEADDR_ARB14 = "011100000"
	C_BASEADDR_ARB15 = "011110000"
	C_BASEADDR_ARB2 = "000100000"
	C_BASEADDR_ARB3 = "000110000"
	C_BASEADDR_ARB4 = "001000000"
	C_BASEADDR_ARB5 = "001010000"
	C_BASEADDR_ARB6 = "001100000"
	C_BASEADDR_ARB7 = "001110000"
	C_BASEADDR_ARB8 = "010000000"
	C_BASEADDR_ARB9 = "010010000"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000011000"
	C_BASEADDR_CTRL10 = "000010101100"
	C_BASEADDR_CTRL11 = "000011001010"
	C_BASEADDR_CTRL12 = "000011010110"
	C_BASEADDR_CTRL13 = "000011110100"
	C_BASEADDR_CTRL14 = "000100000000"
	C_BASEADDR_CTRL15 = "000100010001"
	C_BASEADDR_CTRL2 = "000000100000"
	C_BASEADDR_CTRL3 = "000000111000"
	C_BASEADDR_CTRL4 = "000001000000"
	C_BASEADDR_CTRL5 = "000001011000"
	C_BASEADDR_CTRL6 = "000001100000"
	C_BASEADDR_CTRL7 = "000001111010"
	C_BASEADDR_CTRL8 = "000010000010"
	C_BASEADDR_CTRL9 = "000010100000"
	C_BURST_LENGTH = "0100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_CTRL_AP_COL_CNT_ENABLE_INDEX = "00000000000000000000000000001101"
	C_CTRL_AP_COL_CNT_LOAD_INDEX = "00000000000000000000000000001100"
	C_CTRL_AP_COL_DELAY = "00000000000000000000000000000001"
	C_CTRL_AP_OTF_ADDR12_INDEX = "00000000000000000000000000000000"
	C_CTRL_AP_PIPELINE1_CE_DELAY = "00000000000000000000000000000000"
	C_CTRL_AP_PI_ADDR_CE_DELAY = "00000000000000000000000000000000"
	C_CTRL_AP_PORT_SELECT_DELAY = "00000000000000000000000000000000"
	C_CTRL_AP_PRECHARGE_ADDR10_INDEX = "00000000000000000000000000001110"
	C_CTRL_AP_ROW_COL_SEL_INDEX = "00000000000000000000000000001111"
	C_CTRL_ARB_RDMODWR_DELAY = "00000000000000000000000000000010"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010"
	C_CTRL_BRAM_INIT_01 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_03 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_04 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_06 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_07 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_08 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010"
	C_CTRL_BRAM_INIT_09 = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0A = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_0C = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010"
	C_CTRL_BRAM_INIT_0D = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0E = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_10 = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_11 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_12 = "0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110"
	C_CTRL_BRAM_INIT_13 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_15 = "0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_16 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_17 = "0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_18 = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_19 = "0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_1C = "0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_1E = "0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_COMPLETE_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_CAS_N_0_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_CAS_N_1_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_RAS_N_0_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_RAS_N_1_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_RDDATA_EN_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_WE_N_0_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_WE_N_1_INDEX = "00000000000000000000000000000000"
	C_CTRL_DFI_WRDATA_EN_INDEX = "00000000000000000000000000000000"
	C_CTRL_DP_RDFIFO_PUSH_INDEX = "00000000000000000000000000001010"
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = "00000000000000000000000000001011"
	C_CTRL_DP_SIZE_DELAY = "00000000000000000000000000000010"
	C_CTRL_DP_WRFIFO_POP_INDEX = "00000000000000000000000000000000"
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = "00000000000000000000000000000011"
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = "00000000000000000000000000000100"
	C_CTRL_IS_WRITE_INDEX = "00000000000000000000000000000001"
	C_CTRL_PHYIF_CAS_N_INDEX = "00000000000000000000000000000011"
	C_CTRL_PHYIF_DQS_O_INDEX = "00000000000000000000000000001000"
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = "00000000000000000000000000000101"
	C_CTRL_PHYIF_FORCE_DM_INDEX = "00000000000000000000000000010000"
	C_CTRL_PHYIF_RAS_N_INDEX = "00000000000000000000000000000010"
	C_CTRL_PHYIF_WE_N_INDEX = "00000000000000000000000000000100"
	C_CTRL_Q0_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q10_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q11_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q12_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q13_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q14_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q15_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q16_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q17_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q18_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q19_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q1_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q20_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q21_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q22_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q23_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q24_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q25_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q26_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q27_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q28_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q29_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q2_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q30_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q31_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q32_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q33_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q34_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q35_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q3_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q4_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q5_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q6_DELAY = "00000000000000000000000000000100"
	C_CTRL_Q7_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q8_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q9_DELAY = "00000000000000000000000000000000"
	C_CTRL_REPEAT4_INDEX = "00000000000000000000000000010001"
	C_CTRL_RMW_INDEX = "00000000000000000000000000000110"
	C_CTRL_SKIP_0_INDEX = "00000000000000000000000000000111"
	C_CTRL_SKIP_1_INDEX = "00000000000000000000000000001001"
	C_CTRL_SKIP_2_INDEX = "00000000000000000000000000001011"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_ECC_ENCODE_PIPELINE = "1"
	C_FAMILY = "virtex5"
	C_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	C_HIGHADDR_ARB1 = "000011111"
	C_HIGHADDR_ARB10 = "010101111"
	C_HIGHADDR_ARB11 = "010111111"
	C_HIGHADDR_ARB12 = "011001111"
	C_HIGHADDR_ARB13 = "011011111"
	C_HIGHADDR_ARB14 = "011101111"
	C_HIGHADDR_ARB15 = "011111111"
	C_HIGHADDR_ARB2 = "000101111"
	C_HIGHADDR_ARB3 = "000111111"
	C_HIGHADDR_ARB4 = "001001111"
	C_HIGHADDR_ARB5 = "001011111"
	C_HIGHADDR_ARB6 = "001101111"
	C_HIGHADDR_ARB7 = "001111111"
	C_HIGHADDR_ARB8 = "010001111"
	C_HIGHADDR_ARB9 = "010011111"
	C_HIGHADDR_CTRL0 = "000000010111"
	C_HIGHADDR_CTRL1 = "000000011111"
	C_HIGHADDR_CTRL10 = "000011001001"
	C_HIGHADDR_CTRL11 = "000011010101"
	C_HIGHADDR_CTRL12 = "000011110011"
	C_HIGHADDR_CTRL13 = "000011111111"
	C_HIGHADDR_CTRL14 = "000100010000"
	C_HIGHADDR_CTRL15 = "000100010010"
	C_HIGHADDR_CTRL2 = "000000110111"
	C_HIGHADDR_CTRL3 = "000000111111"
	C_HIGHADDR_CTRL4 = "000001010111"
	C_HIGHADDR_CTRL5 = "000001011111"
	C_HIGHADDR_CTRL6 = "000001111001"
	C_HIGHADDR_CTRL7 = "000010000001"
	C_HIGHADDR_CTRL8 = "000010011111"
	C_HIGHADDR_CTRL9 = "000010101011"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000001"
	C_INIT0_STALL = "00000000000000000000000000000000"
	C_INIT1_STALL = "00000000000000000000000000000000"
	C_INIT2_STALL = "00000000000000000000000000000000"
	C_IS_DDR = "1"
	C_MAX_REQ_ALLOWED = "00000000000000000000000000000001"
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_MEM_CAS_LATENCY = "00000000000000000000000000000010"
	C_MEM_DATA_WIDTH = "00000000000000000000000000100000"
	C_MEM_DATA_WIDTH_INT = "00000000000000000000000001000000"
	C_MEM_DDR2_ENABLE = "0"
	C_MEM_DM_WIDTH = "00000000000000000000000000000100"
	C_MEM_DM_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_DQS_WIDTH = "00000000000000000000000000000100"
	C_MEM_DQS_WIDTH_INT = "00000000000000000000000000001000"
	C_MEM_ODT_TYPE = "00000000000000000000000000000000"
	C_MEM_REG_DIMM = "00000000000000000000000000000000"
	C_MEM_TYPE = "DDR"
	C_NCK_PER_CLK = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PIPELINE_ADDRACK = "11111111"
	C_PI_DATA_WIDTH = "00000001"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000000"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_REFRESH_CNT_MAX = "00000000000000000000001111001111"
	C_REFRESH_CNT_WIDTH = "00000000000000000000000000001010"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_SKIP_1_VALUE = 15
	C_SKIP_2_VALUE = 15
	C_SKIP_3_VALUE = 15
	C_SKIP_4_VALUE = 15
	C_SKIP_5_VALUE = 15
	C_SKIP_6_VALUE = 15
	C_SKIP_7_VALUE = 15
	C_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	C_USE_INIT_PUSH = "1"
	C_USE_MIG_S3_PHY = "0"
	C_USE_MIG_V4_PHY = "0"
	C_USE_MIG_V5_PHY = "1"
	C_USE_MIG_V6_PHY = "0"
	C_USE_STATIC_PHY = "00000000000000000000000000000000"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	C_WR_FIFO_MEM_PIPELINE = "1"

Analyzing hierarchy for module <mpmc_data_path> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = "00000000000000000000000000000100"
	C_FAMILY = "virtex5"
	C_INCLUDE_ECC_SUPPORT = "00000000000000000000000000000001"
	C_IS_DDR = "1"
	C_MEM_DATA_WIDTH = 64
	C_NUM_PORTS = 1
	C_PIX_DATA_WIDTH_MAX = 64
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = "00000001"
	C_PI_RDFIFO_TYPE = "1111111111111111"
	C_PI_WRFIFO_TYPE = "1111111111111111"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000000"
	C_RDFIFO_MAX_FANOUT = 0
	C_RDFIFO_MEM_PIPELINE = "11111111"
	C_RDFIFO_PI_PIPELINE = "11111111"
	C_USE_INIT_PUSH = "1"
	C_WRFIFO_MEM_PIPELINE = "11111111"
	C_WRFIFO_PI_PIPELINE = "11111111"
	C_WRFIFO_TML_PIPELINE = "00000000000000000000000000000001"

Analyzing hierarchy for entity <plbv46_pim> in library <mpmc_v5_04_a> (architecture <rtl_pim>) with generics.
	C_FAMILY = "virtex5"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "00000000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "00011111111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 0
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_PIPE_STAGES = 1
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim.vhd" line 587: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim.vhd" line 587: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100100000000000000000000000",
	                          "0000000000000000000000000000000010000100100000000000000000111111",
	                          "0000000000000000000000000000000010000100100000000001000000000000",
	                          "0000000000000000000000000000000010000100100000000001000000000011",
	                          "0000000000000000000000000000000010000100100000000010000000000000",
	                          "0000000000000000000000000000000010000100100000000010111111111111",
	                          "0000000000000000000000000000000010000100100000000011000000000000",
	                          "0000000000000000000000000000000010000100100000000011000000000011",
	                          "0000000000000000000000000000000010000100100000000111000000000000",
	                          "0000000000000000000000000000000010000100100000000111000001111111",
	                          "0000000000000000000000000000000010000100100000001000000000000000",
	                          "0000000000000000000000000000000010000100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,0,1,32,0)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0

Analyzing hierarchy for module <mpmc_ctrl_logic> in library <mpmc_v5_04_a> with parameters.
	C_ECC_CE_INDEX = "00000000000000000000000000010000"
	C_ECC_NUM_REG = "00000000000000000000000000010000"
	C_MPMC_STATUS_CE_INDEX = "00000000000000000000000000010010"
	C_MPMC_STATUS_NUM_REG = "00000000000000000000000000000001"
	C_NUM_MEM = "00000000000000000000000000000110"
	C_NUM_REG = "00000000000000000000000000110010"
	C_PM_CTRL_CE_INDEX = "00000000000000000000000000110010"
	C_PM_CTRL_NUM_REG = "00000000000000000000000000100000"
	C_SLV_AWIDTH = "00000000000000000000000000100000"
	C_SLV_DWIDTH = "00000000000000000000000000100000"
	C_STATIC_PHY_CE_INDEX = "00000000000000000000000000010001"
	C_STATIC_PHY_NUM_REG = "00000000000000000000000000000001"

Analyzing hierarchy for module <mpmc_ecc_control> in library <mpmc_v5_04_a> with parameters.
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 1
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1

Analyzing hierarchy for module <mpmc_rmw_fifo> in library <mpmc_v5_04_a> with parameters.
	C_ADDR_WIDTH = "00000000000000000000000000001000"
	C_DATA_WIDTH = 64
	C_FAMILY = "virtex5"
	C_MAX_FIFO_DEPTH = "00000000000000000000000100000000"
	C_POP_CNT_VALUE = "00000000000000000000000000001000"
	C_PUSH_CNT_VALUE = "00000000000000000000000000001000"
	C_USE_BRAM_FIFO = "1"
	C_WDF_RDEN_EARLY = 1

Analyzing hierarchy for module <mpmc_ecc_encode> in library <mpmc_v5_04_a> with parameters.
	C_DATA_BIT_WIDTH = 32
	C_ECC_ENC_PIPELINE = 1
	C_FAMILY = "virtex5"
	C_PARITY_BIT_WIDTH = 7

Analyzing hierarchy for module <mpmc_ecc_decode> in library <mpmc_v5_04_a> with parameters.
	C_DATA_BIT_WIDTH = 32
	C_ECC_DEC_PIPELINE = 1
	C_FAMILY = "virtex5"
	C_PARITY_BIT_WIDTH = 7

Analyzing hierarchy for module <v5_phy_write_ddr1> in library <mpmc_v5_04_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000010"
	DDR2_ENABLE = "0"
	DM_WIDTH = "00000000000000000000000000000101"
	DQS_WIDTH = "00000000000000000000000000000101"
	DQ_WIDTH = "00000000000000000000000000101000"
	ECC_ENABLE = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	WDF_RDEN_EARLY = 1
	WDF_RDEN_WIDTH = 1
	WR_LATENCY = "00000000000000000000000000000100"

Analyzing hierarchy for module <v5_phy_io_ddr1> in library <mpmc_v5_04_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000010"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000001"
	DDR2_ENABLE = "0"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_TO_BYTE_RATIO = "00000000000000000000000000000001"
	DM_WIDTH = "00000000000000000000000000000101"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_GATE_EN = "1"
	DQS_WIDTH = "00000000000000000000000000000101"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000101000"
	ECC_ENABLE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"
	ODT_WIDTH = "00000000000000000000000000000001"
	REG_ENABLE = "00000000000000000000000000000000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <v5_phy_ctl_io_ddr1> in library <mpmc_v5_04_a> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001110"
	CS_NUM = "00000000000000000000000000000010"
	CS_WIDTH = "00000000000000000000000000000010"
	DDR2_ENABLE = "0"
	ODT_WIDTH = "00000000000000000000000000000001"
	ROW_WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <v5_phy_init_ddr1> in library <mpmc_v5_04_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "0100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	CNTNEXT_CMD = "101011"
	CNTNEXT_RD = "11110"
	COL_WIDTH = "00000000000000000000000000001110"
	CS_NUM = "00000000000000000000000000000010"
	DDR2_ENABLE = "0"
	DQS_GATE_EN = "1"
	DQS_WIDTH = "00000000000000000000000000000101"
	DQ_WIDTH = "00000000000000000000000000101000"
	ECC_ENABLE = "00000000000000000000000000000001"
	INIT_AUTO_REFRESH = "00111"
	INIT_AUTO_REFRESH_WAIT = "01000"
	INIT_CAL1_READ = "01110"
	INIT_CAL1_READ_WAIT = "01111"
	INIT_CAL1_WRITE = "01100"
	INIT_CAL1_WRITE_READ = "01101"
	INIT_CAL2_READ = "10010"
	INIT_CAL2_READ_WAIT = "10011"
	INIT_CAL2_WRITE = "10000"
	INIT_CAL2_WRITE_READ = "10001"
	INIT_CAL3_READ = "10110"
	INIT_CAL3_READ_WAIT = "10111"
	INIT_CAL3_WRITE = "10100"
	INIT_CAL3_WRITE_READ = "10101"
	INIT_CAL4_READ = "11000"
	INIT_CAL4_READ_WAIT = "11001"
	INIT_CALIB_REF = "11010"
	INIT_CNTR_AR_1 = "1000"
	INIT_CNTR_AR_2 = "1001"
	INIT_CNTR_CNT_200_WAIT = "0110"
	INIT_CNTR_DEEP_MEM = "1101"
	INIT_CNTR_DONE = "1111"
	INIT_CNTR_EMR2_INIT = "0010"
	INIT_CNTR_EMR3_INIT = "0011"
	INIT_CNTR_EMR_DEF_OCD = "1011"
	INIT_CNTR_EMR_EN_DLL = "0100"
	INIT_CNTR_EMR_EXIT_OCD = "1100"
	INIT_CNTR_INIT = "0000"
	INIT_CNTR_MR_ACT_DLL = "1010"
	INIT_CNTR_MR_RST_DLL = "0101"
	INIT_CNTR_PRECH_1 = "0001"
	INIT_CNTR_PRECH_2 = "0111"
	INIT_CNTR_PRECH_3 = "1110"
	INIT_CNT_200 = "00001"
	INIT_CNT_200_WAIT = "00010"
	INIT_DEEP_MEMORY_ST = "01001"
	INIT_DUMMY_ACTIVE = "01010"
	INIT_DUMMY_ACTIVE_WAIT = "01011"
	INIT_IDLE = "00000"
	INIT_LOAD_MODE = "00101"
	INIT_MODE_REGISTER_WAIT = "00110"
	INIT_PRECHARGE = "00011"
	INIT_PRECHARGE_WAIT = "00100"
	ODT_TYPE = "00000000000000000000000000000000"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001110"
	SIM_ONLY = "0"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000000000000000000000000000001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000000000000000000000000000000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <port_encoder> in library <mpmc_v5_04_a> with parameters.
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PORT_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <ctrl_path> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_REPEAT_CNT = "00000000000000000000000000000000"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_REPEAT_CNT = "00000000000000000000000000000010"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_REPEAT_CNT = "00000000000000000000000000000110"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_CTRL0 = "000000000000"
	C_BASEADDR_CTRL1 = "000000011000"
	C_BASEADDR_CTRL10 = "000010101100"
	C_BASEADDR_CTRL11 = "000011001010"
	C_BASEADDR_CTRL12 = "000011010110"
	C_BASEADDR_CTRL13 = "000011110100"
	C_BASEADDR_CTRL14 = "000100000000"
	C_BASEADDR_CTRL15 = "000100010001"
	C_BASEADDR_CTRL2 = "000000100000"
	C_BASEADDR_CTRL3 = "000000111000"
	C_BASEADDR_CTRL4 = "000001000000"
	C_BASEADDR_CTRL5 = "000001011000"
	C_BASEADDR_CTRL6 = "000001100000"
	C_BASEADDR_CTRL7 = "000001111010"
	C_BASEADDR_CTRL8 = "000010000010"
	C_BASEADDR_CTRL9 = "000010100000"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CTRL_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_CTRL_BRAM_INIT_00 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010"
	C_CTRL_BRAM_INIT_01 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_02 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_03 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_04 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010"
	C_CTRL_BRAM_INIT_05 = "0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_06 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_07 = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_08 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010"
	C_CTRL_BRAM_INIT_09 = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0A = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_0B = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_0C = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010"
	C_CTRL_BRAM_INIT_0D = "0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_0E = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_0F = "0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_10 = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_11 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_12 = "0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110"
	C_CTRL_BRAM_INIT_13 = "0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110"
	C_CTRL_BRAM_INIT_14 = "0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000"
	C_CTRL_BRAM_INIT_15 = "0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_16 = "0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_17 = "0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_18 = "0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_19 = "0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1A = "0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101"
	C_CTRL_BRAM_INIT_1B = "0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110"
	C_CTRL_BRAM_INIT_1C = "0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1D = "0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110"
	C_CTRL_BRAM_INIT_1E = "0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110"
	C_CTRL_BRAM_INIT_1F = "0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100"
	C_CTRL_BRAM_INIT_20 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000"
	C_CTRL_BRAM_INIT_21 = "0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_22 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100"
	C_CTRL_BRAM_INIT_23 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_24 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_25 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_26 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_27 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_28 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_29 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_2F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_30 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_31 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_32 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_33 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_34 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_35 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_36 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_37 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_38 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_39 = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3A = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3B = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3C = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3D = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3E = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_INIT_3F = "0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100"
	C_CTRL_BRAM_SRVAL = "000000000000000000000000001011111100"
	C_CTRL_IS_WRITE_INDEX = "00000000000000000000000000000001"
	C_CTRL_Q0_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q10_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q11_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q12_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q13_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q14_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q15_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q16_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q17_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q18_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q19_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q1_DELAY = "00000000000000000000000000000001"
	C_CTRL_Q20_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q21_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q22_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q23_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q24_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q25_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q26_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q27_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q28_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q29_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q2_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q30_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q31_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q32_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q33_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q34_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q35_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q3_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q4_DELAY = "00000000000000000000000000000010"
	C_CTRL_Q5_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q6_DELAY = "00000000000000000000000000000100"
	C_CTRL_Q7_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q8_DELAY = "00000000000000000000000000000000"
	C_CTRL_Q9_DELAY = "00000000000000000000000000000000"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_FAMILY = "virtex5"
	C_HIGHADDR_CTRL0 = "000000010111"
	C_HIGHADDR_CTRL1 = "000000011111"
	C_HIGHADDR_CTRL10 = "000011001001"
	C_HIGHADDR_CTRL11 = "000011010101"
	C_HIGHADDR_CTRL12 = "000011110011"
	C_HIGHADDR_CTRL13 = "000011111111"
	C_HIGHADDR_CTRL14 = "000100010000"
	C_HIGHADDR_CTRL15 = "000100010010"
	C_HIGHADDR_CTRL2 = "000000110111"
	C_HIGHADDR_CTRL3 = "000000111111"
	C_HIGHADDR_CTRL4 = "000001010111"
	C_HIGHADDR_CTRL5 = "000001011111"
	C_HIGHADDR_CTRL6 = "000001111001"
	C_HIGHADDR_CTRL7 = "000010000001"
	C_HIGHADDR_CTRL8 = "000010011111"
	C_HIGHADDR_CTRL9 = "000010101011"
	C_INCLUDE_ECC_SUPPORT = 1
	C_IS_DDR = "1"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_CTRL_SIGNALS = "00000000000000000000000000100100"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_SKIP_1_VALUE = 15
	C_SKIP_2_VALUE = 15
	C_SKIP_3_VALUE = 15
	C_SKIP_4_VALUE = 15
	C_SKIP_5_VALUE = 15
	C_SKIP_6_VALUE = 15
	C_SKIP_7_VALUE = 15
	C_USE_FIXED_BASEADDR_CTRL = "00000000000000000000000000000000"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	P_DLY_WIDTH = "00000000000000000000000000000101"
	ctrl_srl16_addr = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001000010000100001000000000100000000000000000100000000001000010000100000100001"

Analyzing hierarchy for module <arbiter> in library <mpmc_v5_04_a> with parameters.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = "00000000000000000000000000001001"
	C_ARB_BRAM_INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_00 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_01 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_02 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_03 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_04 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000"
	C_ARB_BRAM_INIT_05 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_06 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000"
	C_ARB_BRAM_INIT_07 = "0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111"
	C_ARB_BRAM_INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_A = "000000000000000000000000000000000000"
	C_ARB_BRAM_SRVAL_B = "000000000000000000000000000000000000"
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORTNUM_FIVE = "101"
	C_ARB_PORTNUM_FOUR = "100"
	C_ARB_PORTNUM_INIT = "10101010"
	C_ARB_PORTNUM_ONE = "001"
	C_ARB_PORTNUM_SEVEN = "111"
	C_ARB_PORTNUM_SIX = "110"
	C_ARB_PORTNUM_THREE = "011"
	C_ARB_PORTNUM_TWO = "010"
	C_ARB_PORTNUM_ZERO = "000"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_ARB_SEQUENCE_ENCODING_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_BASEADDR_ARB0 = "000000000"
	C_BASEADDR_ARB1 = "000010000"
	C_BASEADDR_ARB10 = "010100000"
	C_BASEADDR_ARB11 = "010110000"
	C_BASEADDR_ARB12 = "011000000"
	C_BASEADDR_ARB13 = "011010000"
	C_BASEADDR_ARB14 = "011100000"
	C_BASEADDR_ARB15 = "011110000"
	C_BASEADDR_ARB2 = "000100000"
	C_BASEADDR_ARB3 = "000110000"
	C_BASEADDR_ARB4 = "001000000"
	C_BASEADDR_ARB5 = "001010000"
	C_BASEADDR_ARB6 = "001100000"
	C_BASEADDR_ARB7 = "001110000"
	C_BASEADDR_ARB8 = "010000000"
	C_BASEADDR_ARB9 = "010010000"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_FAMILY = "virtex5"
	C_HIGHADDR_ARB0 = "00000000000000000000000000000111"
	C_HIGHADDR_ARB1 = "000011111"
	C_HIGHADDR_ARB10 = "010101111"
	C_HIGHADDR_ARB11 = "010111111"
	C_HIGHADDR_ARB12 = "011001111"
	C_HIGHADDR_ARB13 = "011011111"
	C_HIGHADDR_ARB14 = "011101111"
	C_HIGHADDR_ARB15 = "011111111"
	C_HIGHADDR_ARB2 = "000101111"
	C_HIGHADDR_ARB3 = "000111111"
	C_HIGHADDR_ARB4 = "001001111"
	C_HIGHADDR_ARB5 = "001011111"
	C_HIGHADDR_ARB6 = "001101111"
	C_HIGHADDR_ARB7 = "001111111"
	C_HIGHADDR_ARB8 = "010001111"
	C_HIGHADDR_ARB9 = "010011111"
	C_INCLUDE_ECC_SUPPORT = 1
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PIPELINE_ADDRACK = "11111111"
	C_PI_DATA_WIDTH = "00000001"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000000"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_USE_INIT_PUSH = "1"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000000000000000000000000000010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000000000000000000000000001010"
	C_DELAY_TMP = "1000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000000000000000000000000000011"
	C_DELAY_TMP = "0001"

Analyzing hierarchy for module <mpmc_write_fifo> in library <mpmc_v5_04_a> with parameters.
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = "11"
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = "1"
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = "1"
	C_USE_INIT_PUSH = "1"
	P_DOUBLEWORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"
	P_FIFOADDR_MIN_BIT = "00000000000000000000000000000011"
	P_FIFO_ADDR_WIDTH = "00000000000000000000000000001010"
	P_INPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_INPUT_PIPELINE = "1"
	P_OUTPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_OUTPUT_PIPELINE = "1"
	P_POP_INC_VALUE = "01000"
	P_PUSH_INC_VALUE = "01000"
	P_PUSH_LSBS_MAX_BIT = "00000000000000000000000000000010"
	P_PUSH_LSBS_MIN_BIT = "00000000000000000000000000000011"
	P_PUSH_LSBS_NUM_BITS = "00000000000000000000000000000000"
	P_WORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_srl_fifo_nto1_ormux> in library <mpmc_v5_04_a> with parameters.
	C_DATAOUT_WIDTH = "00000000000000000000000000010000"
	C_RATIO = "00000000000000000000000000000001"
	C_SEL_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <mpmc_srl_fifo_nto1_ormux> in library <mpmc_v5_04_a> with parameters.
	C_DATAOUT_WIDTH = "00000000000000000000000000000010"
	C_RATIO = "00000000000000000000000000000001"
	C_SEL_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <mpmc_read_fifo> in library <mpmc_v5_04_a> with parameters.
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = "11"
	C_IS_DDR = "1"
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = "1"
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = "1"
	P_DOUBLEWORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"
	P_FIFOADDR_MIN_BIT = "00000000000000000000000000000011"
	P_FIFO_ADDR_WIDTH = "00000000000000000000000000001010"
	P_INPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_INPUT_PIPELINE = "1"
	P_OUTPUT_DATA_WIDTH = "00000000000000000000000001000000"
	P_OUTPUT_PIPELINE = "1"
	P_POP_INC_VALUE = "00000000000000000000000000001000"
	P_POP_LSBS_MAX_BIT = "00000000000000000000000000000010"
	P_POP_LSBS_MIN_BIT = "00000000000000000000000000000011"
	P_POP_LSBS_NUM_BITS = "00000000000000000000000000000001"
	P_PUSH_INC_VALUE = "01000"
	P_USE_SRL_CTRL_FIFO = "00000000000000000000000000000000"
	P_WORD_XFER_SPECIAL_CASE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <plbv46_address_decoder> in library <mpmc_v5_04_a> (architecture <RTL>) with generics.
	C_FAMILY = "virtex5"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "00000000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "00011111111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 0
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <plbv46_write_module> in library <mpmc_v5_04_a> (architecture <implementation>) with generics.
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_write_module.vhd" line 79: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_write_module.vhd" line 79: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <plbv46_rd_support> in library <mpmc_v5_04_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_NPI_DWIDTH = 64
	C_PI_RDFIFO_LATENCY = 2
	C_PI_RDWDADDR_WIDTH = 4
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100100000000000000000000000",
	                          "0000000000000000000000000000000010000100100000000000000000111111",
	                          "0000000000000000000000000000000010000100100000000001000000000000",
	                          "0000000000000000000000000000000010000100100000000001000000000011",
	                          "0000000000000000000000000000000010000100100000000010000000000000",
	                          "0000000000000000000000000000000010000100100000000010111111111111",
	                          "0000000000000000000000000000000010000100100000000011000000000000",
	                          "0000000000000000000000000000000010000100100000000011000000000011",
	                          "0000000000000000000000000000000010000100100000000111000000000000",
	                          "0000000000000000000000000000000010000100100000000111000001111111",
	                          "0000000000000000000000000000000010000100100000001000000000000000",
	                          "0000000000000000000000000000000010000100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,0,1,32,0)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0

Analyzing hierarchy for module <mpmc_sample_cycle> in library <mpmc_v5_04_a> with parameters.
	C_OUTPUT_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <bram_fifo_32bit> in library <mpmc_v5_04_a>.

Analyzing hierarchy for module <v5_phy_calib_ddr1> in library <mpmc_v5_04_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BIT_TIME_TAPS = 53
	CAL1_CALC_IDEL = "1000"
	CAL1_DEC_IDEL = "1001"
	CAL1_DONE = "1010"
	CAL1_FIND_FIRST_EDGE = "0011"
	CAL1_FIND_SECOND_EDGE = "0110"
	CAL1_FIRST_EDGE_IDEL_WAIT = "0100"
	CAL1_FOUND_FIRST_EDGE_WAIT = "0101"
	CAL1_IDLE = "0000"
	CAL1_INC_IDEL = "0010"
	CAL1_INIT = "0001"
	CAL1_SECOND_EDGE_IDEL_WAIT = "0111"
	CAL2_ADJ_IDEL = "110"
	CAL2_CALC_IDEL = "101"
	CAL2_CALC_IDEL_STALL = "100"
	CAL2_DONE = "111"
	CAL2_FIND_EDGE = "010"
	CAL2_FIND_EDGE_IDEL_WAIT = "011"
	CAL2_IDLE = "000"
	CAL2_INIT = "001"
	CAL4_ADJ_IDEL = "110"
	CAL4_DONE = "111"
	CAL4_FIND_EDGE = "011"
	CAL4_FIND_WINDOW = "010"
	CAL4_IDEL_BIT_VAL = "00000000000000000000000000100000"
	CAL4_IDEL_WAIT = "100"
	CAL4_IDLE = "000"
	CAL4_INIT = "001"
	CAL4_RDEN_PIPE_CLR_WAIT = "101"
	CAL4_RDEN_PIPE_LEN = "00000000000000000000000000000111"
	CAS_LAT = "00000000000000000000000000000010"
	CAS_LAT_RDEN = "00000000000000000000000000000010"
	CLK_PERIOD = "00000000000000000001111101000000"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_BITS_FIX = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000000101"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IDEL_INIT = "000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000000101000"
	ECC_ENABLE = "00000000000000000000000000000001"
	IDEL_SET_VAL = "1111"
	MIN_WIN_SIZE = "00000000000000000000000000000101"
	RDEN_BASE_DELAY = "00000000000000000000000000001011"
	REG_ENABLE = "00000000000000000000000000000000"

Analyzing hierarchy for module <v5_phy_dm_iob_ddr1> in library <mpmc_v5_04_a>.

Analyzing hierarchy for module <v5_phy_dqs_iob_ddr1> in library <mpmc_v5_04_a> with parameters.
	DDR2_ENABLE = "0"
	DQS_GATE_EN = "1"
	DQS_NET_DELAY = 1.250000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"

Analyzing hierarchy for module <v5_phy_dq_iob_ddr1> in library <mpmc_v5_04_a> with parameters.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00010"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00100"
	C_DELAY_TMP = "0010"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00001"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <mpmc_srl_delay> in library <mpmc_v5_04_a> with parameters.
	C_DELAY = "00000"
	C_DELAY_TMP = "0000"

Analyzing hierarchy for module <arb_acknowledge> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PIPELINE_ADDRACK = "11111111"
	C_REQ_PENDING_CNTR_WIDTH = "00000000000000000000000000000001"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <arb_pattern_start> in library <mpmc_v5_04_a> with parameters.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_CP_PIPELINE = "1"
	C_FAMILY = "virtex5"
	C_NUM_PORTS = "00000000000000000000000000000001"

Analyzing hierarchy for module <arb_which_port> in library <mpmc_v5_04_a> with parameters.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = "00000000000000000000000000000001"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_CP_PIPELINE = "1"
	C_FAMILY = "virtex5"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PORT_FOR_WRITE_TRAINING_PATTERN = "00000000000000000000000000000000"
	C_USE_INIT_PUSH = "1"
	P_WHICHPORT_RESET = "00000000000000000000000000000001"

Analyzing hierarchy for module <arb_pattern_type> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = "00000000000000000000000000010000"
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_CP_PIPELINE = "1"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_FAMILY = "virtex5"
	C_INCLUDE_ECC_SUPPORT = 1
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PI_DATA_WIDTH = "00000001"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"

Analyzing hierarchy for module <mpmc_bram_fifo> in library <mpmc_v5_04_a> with parameters.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "write"
	C_FAMILY = "virtex5"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = "1"
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = "1"
	C_USE_INIT_PUSH = "1"
	P_BRAM_TYPE_NOT_SUPPORTED = "00000000000000000000000000000000"
	P_BRAM_TYPE_SPECIAL_CASE = "00000000000000000000000000000000"
	P_INPUT_PARITY_WIDTH = "00000000000000000000000000001000"
	P_NUM_BRAMS = "00000000000000000000000000000010"
	P_OUTPUT_PARITY_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <mpmc_bram_fifo> in library <mpmc_v5_04_a> with parameters.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "read"
	C_FAMILY = "virtex5"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = "1"
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = "1"
	C_USE_INIT_PUSH = "0"
	P_BRAM_TYPE_NOT_SUPPORTED = "00000000000000000000000000000000"
	P_BRAM_TYPE_SPECIAL_CASE = "00000000000000000000000000000000"
	P_INPUT_PARITY_WIDTH = "00000000000000000000000000001000"
	P_NUM_BRAMS = "00000000000000000000000000000010"
	P_OUTPUT_PARITY_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for entity <plbv46_sample_cycle> in library <mpmc_v5_04_a> (architecture <implementation>).

Analyzing hierarchy for entity <plbv46_data_steer_mirror> in library <mpmc_v5_04_a> (architecture <implementation>) with generics.
	C_SMALLEST_MASTER = 128
	C_SPLB_DWIDTH = 128
	C_SPLB_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 10

Analyzing hierarchy for entity <srl_fifo_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 68
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100100000000000000000000000",
	                          "0000000000000000000000000000000010000100100000000000000000111111",
	                          "0000000000000000000000000000000010000100100000000001000000000000",
	                          "0000000000000000000000000000000010000100100000000001000000000011",
	                          "0000000000000000000000000000000010000100100000000010000000000000",
	                          "0000000000000000000000000000000010000100100000000010111111111111",
	                          "0000000000000000000000000000000010000100100000000011000000000000",
	                          "0000000000000000000000000000000010000100100000000011000000000011",
	                          "0000000000000000000000000000000010000100100000000111000000000000",
	                          "0000000000000000000000000000000010000100100000000111000001111111",
	                          "0000000000000000000000000000000010000100100000001000000000000000",
	                          "0000000000000000000000000000000010000100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,0,1,32,0)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for module <port_encoder> in library <mpmc_v5_04_a> with parameters.
	C_NUM_PORTS = "00000000000000000000000000000001"
	C_PORT_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <arb_req_pending_muxes> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_NUM_PORTS = "00000000000000000000000000000001"

Analyzing hierarchy for module <arb_pattern_type_muxes> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_ARB_PORT_ENCODING_WIDTH = "00000000000000000000000000000001"
	C_NUM_PORTS = "00000000000000000000000000000001"

Analyzing hierarchy for module <arb_pattern_type_fifo> in library <mpmc_v5_04_a> with parameters.
	C_ARB_PATTERN_TYPE_WIDTH = "00000000000000000000000000000100"
	C_B16_READ_SEQ = "00000000000000000000000000001001"
	C_B16_WRITE_SEQ = "00000000000000000000000000001000"
	C_B32_READ_SEQ = "00000000000000000000000000001011"
	C_B32_WRITE_SEQ = "00000000000000000000000000001010"
	C_B64_READ_SEQ = "00000000000000000000000000001101"
	C_B64_WRITE_SEQ = "00000000000000000000000000001100"
	C_CL4_READ_SEQ = "00000000000000000000000000000101"
	C_CL4_WRITE_SEQ = "00000000000000000000000000000100"
	C_CL8_READ_SEQ = "00000000000000000000000000000111"
	C_CL8_WRITE_SEQ = "00000000000000000000000000000110"
	C_DOUBLEWORD_READ_SEQ = "00000000000000000000000000000011"
	C_DOUBLEWORD_WRITE_SEQ = "00000000000000000000000000000010"
	C_INCLUDE_ECC_SUPPORT = 1
	C_MAX_REQ_ALLOWED_INT = "00000000000000000000000000000001"
	C_NOP_SEQ = "00000000000000000000000000001111"
	C_PI_DATA_WIDTH = "1"
	C_REFH_SEQ = "00000000000000000000000000001110"
	C_WORD_READ_SEQ = "00000000000000000000000000000001"
	C_WORD_WRITE_SEQ = "00000000000000000000000000000000"
	P_FIFO_ADDR_DEPTH = "00000000000000000000000000000001"
	P_FIFO_DEPTH = "00000000000000000000000000000010"

Analyzing hierarchy for entity <srl_fifo_rbu_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 68
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 26
	C_AW = 32
	C_BAR = "10000100100000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 30
	C_AW = 32
	C_BAR = "10000100100000000001000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 20
	C_AW = 32
	C_BAR = "10000100100000000010000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 30
	C_AW = 32
	C_BAR = "10000100100000000011000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 25
	C_AW = 32
	C_BAR = "10000100100000000111000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "00111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "01111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "10111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 5
	C_BAR = "11111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 17
	C_AW = 32
	C_BAR = "10000100100000001000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 6
	C_USE_LUT_OR = false

Analyzing hierarchy for module <mpmc_ctrl_path_fifo> in library <mpmc_v5_04_a> with parameters.
	C_DATA_WIDTH = "00000000000000000000000000000101"
	C_FIFO_ADDR_WIDTH = "00000000000000000000000000000001"
	C_FIFO_DEPTH = "00000000000000000000000000000010"

Analyzing hierarchy for entity <cntr_incr_decr_addn_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_SIZE = 5

Analyzing hierarchy for entity <dynshreg_f> in library <proc_common_v3_00_a> (architecture <behavioral>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 68
	C_FAMILY = "virtex5"

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 6

Analyzing hierarchy for module <mpmc_srl_fifo_nto1_mux> in library <mpmc_v5_04_a> with parameters.
	C_DATAOUT_WIDTH = "00000000000000000000000000000101"
	C_RATIO = "00000000000000000000000000000010"
	C_SEL_WIDTH = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ddr_sdram_0_wrapper>.
Module <ddr_sdram_0_wrapper> is correct for synthesis.
 
Analyzing module <mpmc> in library <mpmc_v5_04_a>.
	C_ALL_PIMS_SHARE_ADDRESSES = 32'sb00000000000000000000000000000001
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB0_NUM_SLOTS = 8
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_USE_DEFAULT = 0
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000011000
	C_BASEADDR_CTRL10 = 12'b000010101100
	C_BASEADDR_CTRL11 = 12'b000011001010
	C_BASEADDR_CTRL12 = 12'b000011010110
	C_BASEADDR_CTRL13 = 12'b000011110100
	C_BASEADDR_CTRL14 = 12'b000100000000
	C_BASEADDR_CTRL15 = 12'b000100010001
	C_BASEADDR_CTRL2 = 12'b000000100000
	C_BASEADDR_CTRL3 = 12'b000000111000
	C_BASEADDR_CTRL4 = 12'b000001000000
	C_BASEADDR_CTRL5 = 12'b000001011000
	C_BASEADDR_CTRL6 = 12'b000001100000
	C_BASEADDR_CTRL7 = 12'b000001111010
	C_BASEADDR_CTRL8 = 12'b000010000010
	C_BASEADDR_CTRL9 = 12'b000010100000
	C_CTRL_AP_COL_CNT_ENABLE_INDEX = 13
	C_CTRL_AP_COL_CNT_LOAD_INDEX = 12
	C_CTRL_AP_COL_DELAY = 1
	C_CTRL_AP_OTF_ADDR12_INDEX = 0
	C_CTRL_AP_PIPELINE1_CE_DELAY = 0
	C_CTRL_AP_PI_ADDR_CE_DELAY = 0
	C_CTRL_AP_PORT_SELECT_DELAY = 0
	C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 14
	C_CTRL_AP_ROW_COL_SEL_INDEX = 15
	C_CTRL_ARB_RDMODWR_DELAY = 2
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_COMPLETE_INDEX = 0
	C_CTRL_DFI_CAS_N_0_INDEX = 0
	C_CTRL_DFI_CAS_N_1_INDEX = 0
	C_CTRL_DFI_RAS_N_0_INDEX = 0
	C_CTRL_DFI_RAS_N_1_INDEX = 0
	C_CTRL_DFI_RDDATA_EN_INDEX = 0
	C_CTRL_DFI_WE_N_0_INDEX = 0
	C_CTRL_DFI_WE_N_1_INDEX = 0
	C_CTRL_DFI_WRDATA_EN_INDEX = 0
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = 2
	C_CTRL_DP_RDFIFO_PUSH_INDEX = 10
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 11
	C_CTRL_DP_SIZE_DELAY = 2
	C_CTRL_DP_WRFIFO_POP_INDEX = 0
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 3
	C_CTRL_IS_WRITE_INDEX = 1
	C_CTRL_PHYIF_CAS_N_INDEX = 3
	C_CTRL_PHYIF_DQS_O_INDEX = 8
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 5
	C_CTRL_PHYIF_FORCE_DM_INDEX = 16
	C_CTRL_PHYIF_RAS_N_INDEX = 2
	C_CTRL_PHYIF_WE_N_INDEX = 4
	C_CTRL_Q0_DELAY = 1
	C_CTRL_Q10_DELAY = 1
	C_CTRL_Q11_DELAY = 0
	C_CTRL_Q12_DELAY = 1
	C_CTRL_Q13_DELAY = 1
	C_CTRL_Q14_DELAY = 1
	C_CTRL_Q15_DELAY = 1
	C_CTRL_Q16_DELAY = 0
	C_CTRL_Q17_DELAY = 1
	C_CTRL_Q18_DELAY = 0
	C_CTRL_Q19_DELAY = 0
	C_CTRL_Q1_DELAY = 1
	C_CTRL_Q20_DELAY = 0
	C_CTRL_Q21_DELAY = 0
	C_CTRL_Q22_DELAY = 0
	C_CTRL_Q23_DELAY = 0
	C_CTRL_Q24_DELAY = 0
	C_CTRL_Q25_DELAY = 0
	C_CTRL_Q26_DELAY = 0
	C_CTRL_Q27_DELAY = 0
	C_CTRL_Q28_DELAY = 0
	C_CTRL_Q29_DELAY = 0
	C_CTRL_Q2_DELAY = 2
	C_CTRL_Q30_DELAY = 0
	C_CTRL_Q31_DELAY = 0
	C_CTRL_Q32_DELAY = 0
	C_CTRL_Q33_DELAY = 0
	C_CTRL_Q34_DELAY = 0
	C_CTRL_Q35_DELAY = 0
	C_CTRL_Q3_DELAY = 2
	C_CTRL_Q4_DELAY = 2
	C_CTRL_Q5_DELAY = 0
	C_CTRL_Q6_DELAY = 4
	C_CTRL_Q7_DELAY = 0
	C_CTRL_Q8_DELAY = 0
	C_CTRL_Q9_DELAY = 0
	C_CTRL_REPEAT4_INDEX = 17
	C_CTRL_RMW_INDEX = 6
	C_CTRL_SKIP_0_INDEX = 7
	C_CTRL_SKIP_1_INDEX = 9
	C_CTRL_SKIP_2_INDEX = 11
	C_DDR2_DQSN_ENABLE = 32'sb00000000000000000000000000000001
	C_DEBUG_REG_ENABLE = 32'sb00000000000000000000000000000000
	C_ECC_DATA_WIDTH = 8
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 32'sb00000000000000000000000000000001
	C_ECC_DM_WIDTH = 1
	C_ECC_DQS_WIDTH = 1
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_FAMILY = "virtex5"
	C_FAST_SIM_CALIBRATION = 1'b0
	C_HIGHADDR_CTRL0 = 12'b000000010111
	C_HIGHADDR_CTRL1 = 12'b000000011111
	C_HIGHADDR_CTRL10 = 12'b000011001001
	C_HIGHADDR_CTRL11 = 12'b000011010101
	C_HIGHADDR_CTRL12 = 12'b000011110011
	C_HIGHADDR_CTRL13 = 12'b000011111111
	C_HIGHADDR_CTRL14 = 12'b000100010000
	C_HIGHADDR_CTRL15 = 12'b000100010010
	C_HIGHADDR_CTRL2 = 12'b000000110111
	C_HIGHADDR_CTRL3 = 12'b000000111111
	C_HIGHADDR_CTRL4 = 12'b000001010111
	C_HIGHADDR_CTRL5 = 12'b000001011111
	C_HIGHADDR_CTRL6 = 12'b000001111001
	C_HIGHADDR_CTRL7 = 12'b000010000001
	C_HIGHADDR_CTRL8 = 12'b000010011111
	C_HIGHADDR_CTRL9 = 12'b000010101011
	C_IDELAY_CLK_FREQ = "DEFAULT"
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000001
	C_INCLUDE_ECC_TEST = 32'sb00000000000000000000000000000000
	C_IODELAY_GRP = "DDR_SDRAM_0"
	C_MAX_REQ_ALLOWED = 1
	C_MCB_DQ0_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ10_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ11_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ12_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ13_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ14_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ15_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ1_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ2_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ3_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ4_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ5_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ6_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ7_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ8_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ9_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_LDQSN_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_LDQSP_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_UDQSN_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_UDQSP_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_USE_EXTERNAL_BUFPLL = 0
	C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
	C_MEM_ADDR_WIDTH = 14
	C_MEM_AUTO_SR = "ENABLED"
	C_MEM_BANKADDR_WIDTH = 2
	C_MEM_BITS_DATA_PER_DQS = 8
	C_MEM_CALIBRATION_BYPASS = "NO"
	C_MEM_CALIBRATION_DELAY = "HALF"
	C_MEM_CALIBRATION_MODE = 1
	C_MEM_CALIBRATION_SOFT_IP = "FALSE"
	C_MEM_CAL_WIDTH = "DEFAULT"
	C_MEM_CAS_LATENCY = 2
	C_MEM_CAS_WR_LATENCY = 5
	C_MEM_CE_WIDTH = 1
	C_MEM_CHECK_MAX_INDELAY = 32'sb00000000000000000000000000000000
	C_MEM_CHECK_MAX_TAP_REG = 32'sb00000000000000000000000000000000
	C_MEM_CLK_WIDTH = 1
	C_MEM_CS_N_WIDTH = 2
	C_MEM_DATA_WIDTH = 32
	C_MEM_DM_WIDTH = 4
	C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_WIDTH = 4
	C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DYNAMIC_WRITE_ODT = "OFF"
	C_MEM_HIGH_TEMP_SR = "NORMAL"
	C_MEM_IBUF_LPWR_MODE = "DEFAULT"
	C_MEM_INCDEC_THRESHOLD = 32'b00000000000000000000000000000010
	C_MEM_IODELAY_HP_MODE = "DEFAULT"
	C_MEM_NDQS_COL0 = 0
	C_MEM_NDQS_COL1 = 0
	C_MEM_NDQS_COL2 = 0
	C_MEM_NDQS_COL3 = 0
	C_MEM_NUM_DIMMS = 1
	C_MEM_NUM_RANKS = 2
	C_MEM_OCB_MONITOR = "DEFAULT"
	C_MEM_ODT_TYPE = 0
	C_MEM_ODT_WIDTH = 1
	C_MEM_PART_NUM_BANK_BITS = 2
	C_MEM_PART_NUM_COL_BITS = 10
	C_MEM_PART_NUM_ROW_BITS = 14
	C_MEM_PART_TRAS = 42000
	C_MEM_PART_TRCD = 15000
	C_MEM_PART_TREFI = 7800000
	C_MEM_PART_TRFC = 120000
	C_MEM_PART_TRP = 15000
	C_MEM_PART_TRTP = 7500
	C_MEM_PART_TWR = 15000
	C_MEM_PART_TWTR = 0
	C_MEM_PA_SR = 32'sb00000000000000000000000000000000
	C_MEM_PHASE_DETECT = "DEFAULT"
	C_MEM_REDUCED_DRV = 32'sb00000000000000000000000000000000
	C_MEM_REG_DIMM = 32'sb00000000000000000000000000000000
	C_MEM_SIM_CAL_OPTION = "DEFAULT"
	C_MEM_SIM_INIT_OPTION = "DEFAULT"
	C_MEM_SKIP_DYNAMIC_CAL = 32'sb00000000000000000000000000000001
	C_MEM_SKIP_DYN_IN_TERM = 32'sb00000000000000000000000000000001
	C_MEM_SKIP_IN_TERM_CAL = 32'sb00000000000000000000000000000001
	C_MEM_TYPE = "DDR"
	C_MEM_TZQINIT_MAXCNT = 32'sb00000000000000000000001000000000
	C_MEM_WRLVL = 1
	C_MPMC_BASEADDR = 0
	C_MPMC_CLK0_PERIOD_PS = 8000
	C_MPMC_CLK_MEM_2X_PERIOD_PS = 1250
	C_MPMC_CTRL_AWIDTH = 32
	C_MPMC_CTRL_BASEADDR = -'sd2071986176
	C_MPMC_CTRL_DWIDTH = 128
	C_MPMC_CTRL_HIGHADDR = -'sd2071920641
	C_MPMC_CTRL_MID_WIDTH = 1
	C_MPMC_CTRL_NATIVE_DWIDTH = 32
	C_MPMC_CTRL_NUM_MASTERS = 1
	C_MPMC_CTRL_P2P = 32'sb00000000000000000000000000000000
	C_MPMC_CTRL_SMALLEST_MASTER = 128
	C_MPMC_CTRL_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_MPMC_HIGHADDR = 536870911
	C_NCK_PER_CLK = 32'sb00000000000000000000000000000001
	C_NUM_IDELAYCTRL = 3
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PI0_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_PM_DC_CNTR = 1
	C_PI0_PM_USED = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_RD_FIFO_TYPE = "BRAM"
	C_PI0_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI0_WR_FIFO_TYPE = "BRAM"
	C_PI1_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_PM_DC_CNTR = 1
	C_PI1_PM_USED = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_RD_FIFO_TYPE = "BRAM"
	C_PI1_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI1_WR_FIFO_TYPE = "BRAM"
	C_PI2_ADDRACK_PIPELINE = 1
	C_PI2_PM_DC_CNTR = 1
	C_PI2_PM_USED = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_RD_FIFO_TYPE = "BRAM"
	C_PI2_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI2_WR_FIFO_TYPE = "BRAM"
	C_PI3_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_PM_DC_CNTR = 1
	C_PI3_PM_USED = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_RD_FIFO_TYPE = "BRAM"
	C_PI3_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI3_WR_FIFO_TYPE = "BRAM"
	C_PI4_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_PM_DC_CNTR = 1
	C_PI4_PM_USED = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_RD_FIFO_TYPE = "BRAM"
	C_PI4_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI4_WR_FIFO_TYPE = "BRAM"
	C_PI5_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_PM_DC_CNTR = 1
	C_PI5_PM_USED = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_RD_FIFO_TYPE = "BRAM"
	C_PI5_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI5_WR_FIFO_TYPE = "BRAM"
	C_PI6_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_PM_DC_CNTR = 1
	C_PI6_PM_USED = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_RD_FIFO_TYPE = "BRAM"
	C_PI6_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI6_WR_FIFO_TYPE = "BRAM"
	C_PI7_ADDRACK_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_PM_DC_CNTR = 1
	C_PI7_PM_USED = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_RD_FIFO_TYPE = "BRAM"
	C_PI7_WR_FIFO_APP_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_WR_FIFO_MEM_PIPELINE = 32'sb00000000000000000000000000000001
	C_PI7_WR_FIFO_TYPE = "BRAM"
	C_PIM0_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM0_BASETYPE = 2
	C_PIM0_B_SUBTYPE = "PLB"
	C_PIM0_DATA_WIDTH = 64
	C_PIM0_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM0_OFFSET = 32'b00000000000000000000000000000000
	C_PIM0_SUBTYPE = "PLB"
	C_PIM1_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM1_BASETYPE = 0
	C_PIM1_B_SUBTYPE = "INACTIVE"
	C_PIM1_DATA_WIDTH = 64
	C_PIM1_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM1_OFFSET = 32'b00000000000000000000000000000000
	C_PIM1_SUBTYPE = "INACTIVE"
	C_PIM2_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM2_BASETYPE = 0
	C_PIM2_B_SUBTYPE = "INACTIVE"
	C_PIM2_DATA_WIDTH = 64
	C_PIM2_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM2_OFFSET = 32'b00000000000000000000000000000000
	C_PIM2_SUBTYPE = "INACTIVE"
	C_PIM3_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM3_BASETYPE = 0
	C_PIM3_B_SUBTYPE = "INACTIVE"
	C_PIM3_DATA_WIDTH = 64
	C_PIM3_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM3_OFFSET = 32'b00000000000000000000000000000000
	C_PIM3_SUBTYPE = "INACTIVE"
	C_PIM4_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM4_BASETYPE = 0
	C_PIM4_B_SUBTYPE = "INACTIVE"
	C_PIM4_DATA_WIDTH = 64
	C_PIM4_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM4_OFFSET = 32'b00000000000000000000000000000000
	C_PIM4_SUBTYPE = "INACTIVE"
	C_PIM5_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM5_BASETYPE = 0
	C_PIM5_B_SUBTYPE = "INACTIVE"
	C_PIM5_DATA_WIDTH = 64
	C_PIM5_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM5_OFFSET = 32'b00000000000000000000000000000000
	C_PIM5_SUBTYPE = "INACTIVE"
	C_PIM6_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM6_BASETYPE = 0
	C_PIM6_B_SUBTYPE = "INACTIVE"
	C_PIM6_DATA_WIDTH = 64
	C_PIM6_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM6_OFFSET = 32'b00000000000000000000000000000000
	C_PIM6_SUBTYPE = "INACTIVE"
	C_PIM7_BASEADDR = 32'b11111111111111111111111111111111
	C_PIM7_BASETYPE = 0
	C_PIM7_B_SUBTYPE = "INACTIVE"
	C_PIM7_DATA_WIDTH = 64
	C_PIM7_HIGHADDR = 32'b00000000000000000000000000000000
	C_PIM7_OFFSET = 32'b00000000000000000000000000000000
	C_PIM7_SUBTYPE = "INACTIVE"
	C_PM_DC_WIDTH = 48
	C_PM_ENABLE = 32'sb00000000000000000000000000000000
	C_PM_GC_CNTR = 1
	C_PM_GC_WIDTH = 48
	C_PM_SHIFT_CNT_BY = 1
	C_PORT_CONFIG = 1
	C_PPC440MC0_BURST_LENGTH = 4
	C_PPC440MC0_PIPE_STAGES = 1
	C_PPC440MC1_BURST_LENGTH = 4
	C_PPC440MC1_PIPE_STAGES = 1
	C_PPC440MC2_BURST_LENGTH = 4
	C_PPC440MC2_PIPE_STAGES = 1
	C_PPC440MC3_BURST_LENGTH = 4
	C_PPC440MC3_PIPE_STAGES = 1
	C_PPC440MC4_BURST_LENGTH = 4
	C_PPC440MC4_PIPE_STAGES = 1
	C_PPC440MC5_BURST_LENGTH = 4
	C_PPC440MC5_PIPE_STAGES = 1
	C_PPC440MC6_BURST_LENGTH = 4
	C_PPC440MC6_PIPE_STAGES = 1
	C_PPC440MC7_BURST_LENGTH = 4
	C_PPC440MC7_PIPE_STAGES = 1
	C_RD_DATAPATH_TML_MAX_FANOUT = 0
	C_SDMA0_COMPLETED_ERR_RX = 32'sb00000000000000000000000000000001
	C_SDMA0_COMPLETED_ERR_TX = 32'sb00000000000000000000000000000001
	C_SDMA0_PI2LL_CLK_RATIO = 1
	C_SDMA0_PRESCALAR = 1023
	C_SDMA1_COMPLETED_ERR_RX = 32'sb00000000000000000000000000000001
	C_SDMA1_COMPLETED_ERR_TX = 32'sb00000000000000000000000000000001
	C_SDMA1_PI2LL_CLK_RATIO = 1
	C_SDMA1_PRESCALAR = 1023
	C_SDMA2_COMPLETED_ERR_RX = 1
	C_SDMA2_COMPLETED_ERR_TX = 1
	C_SDMA2_PI2LL_CLK_RATIO = 1
	C_SDMA2_PRESCALAR = 1023
	C_SDMA3_COMPLETED_ERR_RX = 1
	C_SDMA3_COMPLETED_ERR_TX = 1
	C_SDMA3_PI2LL_CLK_RATIO = 1
	C_SDMA3_PRESCALAR = 1023
	C_SDMA4_COMPLETED_ERR_RX = 1
	C_SDMA4_COMPLETED_ERR_TX = 1
	C_SDMA4_PI2LL_CLK_RATIO = 1
	C_SDMA4_PRESCALAR = 1023
	C_SDMA5_COMPLETED_ERR_RX = 1
	C_SDMA5_COMPLETED_ERR_TX = 1
	C_SDMA5_PI2LL_CLK_RATIO = 1
	C_SDMA5_PRESCALAR = 1023
	C_SDMA6_COMPLETED_ERR_RX = 1
	C_SDMA6_COMPLETED_ERR_TX = 1
	C_SDMA6_PI2LL_CLK_RATIO = 1
	C_SDMA6_PRESCALAR = 1023
	C_SDMA7_COMPLETED_ERR_RX = 1
	C_SDMA7_COMPLETED_ERR_TX = 1
	C_SDMA7_PI2LL_CLK_RATIO = 1
	C_SDMA7_PRESCALAR = 1023
	C_SDMA_CTRL0_AWIDTH = 32
	C_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL0_DWIDTH = 64
	C_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL0_MID_WIDTH = 1
	C_SDMA_CTRL0_NATIVE_DWIDTH = 32
	C_SDMA_CTRL0_NUM_MASTERS = 1
	C_SDMA_CTRL0_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL0_SMALLEST_MASTER = 32
	C_SDMA_CTRL0_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL1_AWIDTH = 32
	C_SDMA_CTRL1_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL1_DWIDTH = 64
	C_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL1_MID_WIDTH = 1
	C_SDMA_CTRL1_NATIVE_DWIDTH = 32
	C_SDMA_CTRL1_NUM_MASTERS = 1
	C_SDMA_CTRL1_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL1_SMALLEST_MASTER = 32
	C_SDMA_CTRL1_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL2_AWIDTH = 32
	C_SDMA_CTRL2_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL2_DWIDTH = 64
	C_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL2_MID_WIDTH = 1
	C_SDMA_CTRL2_NATIVE_DWIDTH = 32
	C_SDMA_CTRL2_NUM_MASTERS = 1
	C_SDMA_CTRL2_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL2_SMALLEST_MASTER = 32
	C_SDMA_CTRL2_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL3_AWIDTH = 32
	C_SDMA_CTRL3_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL3_DWIDTH = 64
	C_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL3_MID_WIDTH = 1
	C_SDMA_CTRL3_NATIVE_DWIDTH = 32
	C_SDMA_CTRL3_NUM_MASTERS = 1
	C_SDMA_CTRL3_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL3_SMALLEST_MASTER = 32
	C_SDMA_CTRL3_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL4_AWIDTH = 32
	C_SDMA_CTRL4_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL4_DWIDTH = 64
	C_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL4_MID_WIDTH = 1
	C_SDMA_CTRL4_NATIVE_DWIDTH = 32
	C_SDMA_CTRL4_NUM_MASTERS = 1
	C_SDMA_CTRL4_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL4_SMALLEST_MASTER = 32
	C_SDMA_CTRL4_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL5_AWIDTH = 32
	C_SDMA_CTRL5_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL5_DWIDTH = 64
	C_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL5_MID_WIDTH = 1
	C_SDMA_CTRL5_NATIVE_DWIDTH = 32
	C_SDMA_CTRL5_NUM_MASTERS = 1
	C_SDMA_CTRL5_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL5_SMALLEST_MASTER = 32
	C_SDMA_CTRL5_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL6_AWIDTH = 32
	C_SDMA_CTRL6_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL6_DWIDTH = 64
	C_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL6_MID_WIDTH = 1
	C_SDMA_CTRL6_NATIVE_DWIDTH = 32
	C_SDMA_CTRL6_NUM_MASTERS = 1
	C_SDMA_CTRL6_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL6_SMALLEST_MASTER = 32
	C_SDMA_CTRL6_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL7_AWIDTH = 32
	C_SDMA_CTRL7_BASEADDR = 32'b11111111111111111111111111111111
	C_SDMA_CTRL7_DWIDTH = 64
	C_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000000000000000
	C_SDMA_CTRL7_MID_WIDTH = 1
	C_SDMA_CTRL7_NATIVE_DWIDTH = 32
	C_SDMA_CTRL7_NUM_MASTERS = 1
	C_SDMA_CTRL7_P2P = 32'sb00000000000000000000000000000001
	C_SDMA_CTRL7_SMALLEST_MASTER = 32
	C_SDMA_CTRL7_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SDMA_CTRL_BASEADDR = -'sd1
	C_SDMA_CTRL_HIGHADDR = 0
	C_SKIP_1_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_2_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_3_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_4_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_5_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_6_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_7_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_SIM_INIT_DELAY = 32'sb00000000000000000000000000000000
	C_SPECIAL_BOARD = "NONE"
	C_SPEEDGRADE_INT = 1
	C_SPLB0_AWIDTH = 32
	C_SPLB0_DWIDTH = 128
	C_SPLB0_MID_WIDTH = 1
	C_SPLB0_NATIVE_DWIDTH = 64
	C_SPLB0_NUM_MASTERS = 1
	C_SPLB0_P2P = 32'sb00000000000000000000000000000000
	C_SPLB0_SMALLEST_MASTER = 128
	C_SPLB0_SUPPORT_BURSTS = 32'sb00000000000000000000000000000001
	C_SPLB1_AWIDTH = 32
	C_SPLB1_DWIDTH = 64
	C_SPLB1_MID_WIDTH = 1
	C_SPLB1_NATIVE_DWIDTH = 64
	C_SPLB1_NUM_MASTERS = 1
	C_SPLB1_P2P = 32'sb00000000000000000000000000000001
	C_SPLB1_SMALLEST_MASTER = 32
	C_SPLB1_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB2_AWIDTH = 32
	C_SPLB2_DWIDTH = 64
	C_SPLB2_MID_WIDTH = 1
	C_SPLB2_NATIVE_DWIDTH = 64
	C_SPLB2_NUM_MASTERS = 1
	C_SPLB2_P2P = 32'sb00000000000000000000000000000001
	C_SPLB2_SMALLEST_MASTER = 32
	C_SPLB2_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB3_AWIDTH = 32
	C_SPLB3_DWIDTH = 64
	C_SPLB3_MID_WIDTH = 1
	C_SPLB3_NATIVE_DWIDTH = 64
	C_SPLB3_NUM_MASTERS = 1
	C_SPLB3_P2P = 32'sb00000000000000000000000000000001
	C_SPLB3_SMALLEST_MASTER = 32
	C_SPLB3_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB4_AWIDTH = 32
	C_SPLB4_DWIDTH = 64
	C_SPLB4_MID_WIDTH = 1
	C_SPLB4_NATIVE_DWIDTH = 64
	C_SPLB4_NUM_MASTERS = 1
	C_SPLB4_P2P = 32'sb00000000000000000000000000000001
	C_SPLB4_SMALLEST_MASTER = 32
	C_SPLB4_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB5_AWIDTH = 32
	C_SPLB5_DWIDTH = 64
	C_SPLB5_MID_WIDTH = 1
	C_SPLB5_NATIVE_DWIDTH = 64
	C_SPLB5_NUM_MASTERS = 1
	C_SPLB5_P2P = 32'sb00000000000000000000000000000001
	C_SPLB5_SMALLEST_MASTER = 32
	C_SPLB5_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB6_AWIDTH = 32
	C_SPLB6_DWIDTH = 64
	C_SPLB6_MID_WIDTH = 1
	C_SPLB6_NATIVE_DWIDTH = 64
	C_SPLB6_NUM_MASTERS = 1
	C_SPLB6_P2P = 32'sb00000000000000000000000000000001
	C_SPLB6_SMALLEST_MASTER = 32
	C_SPLB6_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_SPLB7_AWIDTH = 32
	C_SPLB7_DWIDTH = 64
	C_SPLB7_MID_WIDTH = 1
	C_SPLB7_NATIVE_DWIDTH = 64
	C_SPLB7_NUM_MASTERS = 1
	C_SPLB7_P2P = 32'sb00000000000000000000000000000001
	C_SPLB7_SMALLEST_MASTER = 32
	C_SPLB7_SUPPORT_BURSTS = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDDATA_CLK_SEL = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDDATA_SWAP_RISE = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDEN_DELAY = 32'sb00000000000000000000000000000101
	C_TBY4TAPVALUE = 9999
	C_TWR = 32'sb00000000000000000011101010011000
	C_USE_STATIC_PHY = 32'sb00000000000000000000000000000000
	C_VFBC0_CMD_AFULL_COUNT = 3
	C_VFBC0_CMD_FIFO_DEPTH = 32
	C_VFBC0_RDWD_DATA_WIDTH = 32
	C_VFBC0_RDWD_FIFO_DEPTH = 1024
	C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC1_CMD_AFULL_COUNT = 3
	C_VFBC1_CMD_FIFO_DEPTH = 32
	C_VFBC1_RDWD_DATA_WIDTH = 32
	C_VFBC1_RDWD_FIFO_DEPTH = 1024
	C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC2_CMD_AFULL_COUNT = 3
	C_VFBC2_CMD_FIFO_DEPTH = 32
	C_VFBC2_RDWD_DATA_WIDTH = 32
	C_VFBC2_RDWD_FIFO_DEPTH = 1024
	C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC3_CMD_AFULL_COUNT = 3
	C_VFBC3_CMD_FIFO_DEPTH = 32
	C_VFBC3_RDWD_DATA_WIDTH = 32
	C_VFBC3_RDWD_FIFO_DEPTH = 1024
	C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC4_CMD_AFULL_COUNT = 3
	C_VFBC4_CMD_FIFO_DEPTH = 32
	C_VFBC4_RDWD_DATA_WIDTH = 32
	C_VFBC4_RDWD_FIFO_DEPTH = 1024
	C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC5_CMD_AFULL_COUNT = 3
	C_VFBC5_CMD_FIFO_DEPTH = 32
	C_VFBC5_RDWD_DATA_WIDTH = 32
	C_VFBC5_RDWD_FIFO_DEPTH = 1024
	C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC6_CMD_AFULL_COUNT = 3
	C_VFBC6_CMD_FIFO_DEPTH = 32
	C_VFBC6_RDWD_DATA_WIDTH = 32
	C_VFBC6_RDWD_FIFO_DEPTH = 1024
	C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_VFBC7_CMD_AFULL_COUNT = 3
	C_VFBC7_CMD_FIFO_DEPTH = 32
	C_VFBC7_RDWD_DATA_WIDTH = 32
	C_VFBC7_RDWD_FIFO_DEPTH = 1024
	C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
	C_WR_DATAPATH_TML_PIPELINE = 32'sb00000000000000000000000000000001
	C_WR_TRAINING_PORT = 32'sb00000000000000000000000000000000
	C_XCL0_B_IN_USE = 0
	C_XCL0_B_LINESIZE = 4
	C_XCL0_B_WRITEXFER = 1
	C_XCL0_LINESIZE = 4
	C_XCL0_PIPE_STAGES = 2
	C_XCL0_WRITEXFER = 1
	C_XCL1_B_IN_USE = 0
	C_XCL1_B_LINESIZE = 4
	C_XCL1_B_WRITEXFER = 1
	C_XCL1_LINESIZE = 4
	C_XCL1_PIPE_STAGES = 2
	C_XCL1_WRITEXFER = 1
	C_XCL2_B_IN_USE = 0
	C_XCL2_B_LINESIZE = 4
	C_XCL2_B_WRITEXFER = 1
	C_XCL2_LINESIZE = 4
	C_XCL2_PIPE_STAGES = 2
	C_XCL2_WRITEXFER = 1
	C_XCL3_B_IN_USE = 0
	C_XCL3_B_LINESIZE = 4
	C_XCL3_B_WRITEXFER = 1
	C_XCL3_LINESIZE = 4
	C_XCL3_PIPE_STAGES = 2
	C_XCL3_WRITEXFER = 1
	C_XCL4_B_IN_USE = 0
	C_XCL4_B_LINESIZE = 4
	C_XCL4_B_WRITEXFER = 1
	C_XCL4_LINESIZE = 4
	C_XCL4_PIPE_STAGES = 2
	C_XCL4_WRITEXFER = 1
	C_XCL5_B_IN_USE = 0
	C_XCL5_B_LINESIZE = 4
	C_XCL5_B_WRITEXFER = 1
	C_XCL5_LINESIZE = 4
	C_XCL5_PIPE_STAGES = 2
	C_XCL5_WRITEXFER = 1
	C_XCL6_B_IN_USE = 0
	C_XCL6_B_LINESIZE = 4
	C_XCL6_B_WRITEXFER = 1
	C_XCL6_LINESIZE = 4
	C_XCL6_PIPE_STAGES = 2
	C_XCL6_WRITEXFER = 1
	C_XCL7_B_IN_USE = 0
	C_XCL7_B_LINESIZE = 4
	C_XCL7_B_WRITEXFER = 1
	C_XCL7_LINESIZE = 4
	C_XCL7_PIPE_STAGES = 2
	C_XCL7_WRITEXFER = 1
	P_AP_PIPELINE1 = 1'b1
	P_AP_PIPELINE2 = 1'b1
	P_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	P_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	P_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	P_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	P_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	P_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	P_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	P_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	P_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	P_BASEADDR_ARB0 = 9'b000000000
	P_BASEADDR_ARB1 = 9'b000010000
	P_BASEADDR_ARB10 = 9'b010100000
	P_BASEADDR_ARB11 = 9'b010110000
	P_BASEADDR_ARB12 = 9'b011000000
	P_BASEADDR_ARB13 = 9'b011010000
	P_BASEADDR_ARB14 = 9'b011100000
	P_BASEADDR_ARB15 = 9'b011110000
	P_BASEADDR_ARB2 = 9'b000100000
	P_BASEADDR_ARB3 = 9'b000110000
	P_BASEADDR_ARB4 = 9'b001000000
	P_BASEADDR_ARB5 = 9'b001010000
	P_BASEADDR_ARB6 = 9'b001100000
	P_BASEADDR_ARB7 = 9'b001110000
	P_BASEADDR_ARB8 = 9'b010000000
	P_BASEADDR_ARB9 = 9'b010010000
	P_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	P_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	P_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	P_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	P_CP_PIPELINE = 1'b1
	P_DEBUG_CTRL_MEM_BASEADDR = 32'b10000100100000000010000000000000
	P_DEBUG_CTRL_MEM_HIGHADDR = 32'b10000100100000000010111111111111
	P_DEBUG_CTRL_MEM_OFFSET = 32'b00000000000000000010000000000000
	P_DEBUG_CTRL_MEM_SIZE = 32'b00000000000000000001000000000000
	P_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	P_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	P_ECC_DATA_WIDTH_INT = 32'b00000000000000000000000000001110
	P_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000010
	P_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000010
	P_ECC_NUM_REG = 32'sb00000000000000000000000000010000
	P_ECC_REG_BASEADDR = 32'b10000100100000000000000000000000
	P_ECC_REG_HIGHADDR = 32'b10000100100000000000000000111111
	P_ECC_REG_OFFSET = 32'b00000000000000000000000000000000
	P_ECC_REG_SIZE = 32'b00000000000000000000000001000000
	P_FAMILY = "virtex5"
	P_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	P_HIGHADDR_ARB1 = 9'b000011111
	P_HIGHADDR_ARB10 = 9'b010101111
	P_HIGHADDR_ARB11 = 9'b010111111
	P_HIGHADDR_ARB12 = 9'b011001111
	P_HIGHADDR_ARB13 = 9'b011011111
	P_HIGHADDR_ARB14 = 9'b011101111
	P_HIGHADDR_ARB15 = 9'b011111111
	P_HIGHADDR_ARB2 = 9'b000101111
	P_HIGHADDR_ARB3 = 9'b000111111
	P_HIGHADDR_ARB4 = 9'b001001111
	P_HIGHADDR_ARB5 = 9'b001011111
	P_HIGHADDR_ARB6 = 9'b001101111
	P_HIGHADDR_ARB7 = 9'b001111111
	P_HIGHADDR_ARB8 = 9'b010001111
	P_HIGHADDR_ARB9 = 9'b010011111
	P_IDELAY_CTRL_RDY_HIGHBIT = 32'sb00000000000000000000000000000010
	P_MEM_ADDITIVE_LATENCY = 32'sb00000000000000000000000000000000
	P_MEM_BURST_LENGTH = 4'b0100
	P_MEM_CAS_LATENCY1 = 32'sb00000000000000000000000000000000
	P_MEM_CAS_WR_LATENCY = 32'sb00000000000000000000000000000001
	P_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	P_MEM_DDR2_ENABLE = 1'b0
	P_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	P_MEM_DQSN_ENABLE = 32'b00000000000000000000000000000000
	P_MEM_DQS_GATE_EN = 1'b1
	P_MEM_DQS_MATCHED = 1'b0
	P_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000001000
	P_MEM_HAS_BE = 32'sb00000000000000000000000000000000
	P_MEM_IDEL_HIGH_PERF = "FALSE"
	P_MEM_IS_DDR = 1'b1
	P_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000100000000000000000000000000
	P_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
	P_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00100000000000000000000000000000
	P_MEM_SUPPORTED_RANK_OFFSETS = 32'b00010000000000000000000000000000
	P_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000001000000000000
	P_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00100000000000000000000000000000
	P_MMCM_ADV_PS_WA = "OFF"
	P_MPMC_STATUS_NUM_REG = 32'sb00000000000000000000000000000001
	P_MPMC_STATUS_REG_BASEADDR = 32'b10000100100000000011000000000000
	P_MPMC_STATUS_REG_HIGHADDR = 32'b10000100100000000011000000000011
	P_MPMC_STATUS_REG_OFFSET = 32'b00000000000000000011000000000000
	P_MPMC_STATUS_REG_SIZE = 32'b00000000000000000000000000000100
	P_NOP_SEQ = 32'sb00000000000000000000000000001111
	P_NPI2PM_BUF_AWIDTH = 32'sb00000000000000000000000000000010
	P_NPI2PM_BUF_DEPTH = 32'sb00000000000000000000000000000100
	P_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	P_NUM_IDELAYCTRL = 32'sb00000000000000000000000000000011
	P_PI0_RD_FIFO_TYPE = "BRAM"
	P_PI0_WR_FIFO_TYPE = "BRAM"
	P_PI1_RD_FIFO_TYPE = "BRAM"
	P_PI1_WR_FIFO_TYPE = "BRAM"
	P_PI2_RD_FIFO_TYPE = "BRAM"
	P_PI2_WR_FIFO_TYPE = "BRAM"
	P_PI3_RD_FIFO_TYPE = "BRAM"
	P_PI3_WR_FIFO_TYPE = "BRAM"
	P_PI4_RD_FIFO_TYPE = "BRAM"
	P_PI4_WR_FIFO_TYPE = "BRAM"
	P_PI5_RD_FIFO_TYPE = "BRAM"
	P_PI5_WR_FIFO_TYPE = "BRAM"
	P_PI6_RD_FIFO_TYPE = "BRAM"
	P_PI6_WR_FIFO_TYPE = "BRAM"
	P_PI7_RD_FIFO_TYPE = "BRAM"
	P_PI7_WR_FIFO_TYPE = "BRAM"
	P_PIM0_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM0_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM0_BE_WIDTH = 32'sb00000000000000000000000000001000
	P_PIM0_B_SUBTYPE = "INACTIVE"
	P_PIM0_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_PIM0_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM0_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM0_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM1_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM1_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM1_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM1_B_SUBTYPE = "INACTIVE"
	P_PIM1_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM1_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM1_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM1_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM2_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM2_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM2_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM2_B_SUBTYPE = "INACTIVE"
	P_PIM2_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM2_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM2_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM2_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM3_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM3_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM3_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM3_B_SUBTYPE = "INACTIVE"
	P_PIM3_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM3_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM3_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM3_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM4_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM4_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM4_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM4_B_SUBTYPE = "INACTIVE"
	P_PIM4_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM4_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM4_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM4_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM5_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM5_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM5_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM5_B_SUBTYPE = "INACTIVE"
	P_PIM5_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM5_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM5_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM5_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM6_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM6_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM6_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM6_B_SUBTYPE = "INACTIVE"
	P_PIM6_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM6_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM6_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM6_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM7_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM7_BASEADDR = 32'b00000000000000000000000000000000
	P_PIM7_BE_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM7_B_SUBTYPE = "INACTIVE"
	P_PIM7_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_PIM7_HIGHADDR = 32'b00011111111111111111111111111111
	P_PIM7_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	P_PIM7_RD_FIFO_LATENCY = 32'b00000000000000000000000000000010
	P_PIM_BASETYPE = 32'b00000000000000000000000000000010
	P_PIM_RD_FIFO_LATENCY = 16'b1010101010101010
	P_PIPELINE_ADDRACK = 8'b11111111
	P_PIX_ADDR_WIDTH_MAX = 32'sb00000000000000000000000000100000
	P_PIX_BE_WIDTH_MAX = 32'sb00000000000000000000000000001000
	P_PIX_DATA_WIDTH_MAX = 32'sb00000000000000000000000001000000
	P_PIX_RDWDADDR_WIDTH_MAX = 32'sb00000000000000000000000000000100
	P_PI_DATA_WIDTH = 8'b00000001
	P_PI_RD_FIFO_TYPE = 16'b1111111111111111
	P_PI_WR_FIFO_TYPE = 16'b1111111111111111
	P_PM_BUF_AWIDTH = 32'sb00000000000000000000000000000011
	P_PM_BUF_DEPTH = 32'sb00000000000000000000000000001000
	P_PM_CTRL_NUM_REG = 32'sb00000000000000000000000000100000
	P_PM_CTRL_REG_BASEADDR = 32'b10000100100000000111000000000000
	P_PM_CTRL_REG_HIGHADDR = 32'b10000100100000000111000001111111
	P_PM_CTRL_REG_OFFSET = 32'b00000000000000000111000000000000
	P_PM_CTRL_REG_SIZE = 32'b00000000000000000000000010000000
	P_PM_DATA_MEM_BASEADDR = 32'b10000100100000001000000000000000
	P_PM_DATA_MEM_HIGHADDR = 32'b10000100100000001111111111111111
	P_PM_DATA_MEM_OFFSET = 32'b00000000000000001000000000000000
	P_PM_DATA_MEM_SIZE = 32'b00000000000000001000000000000000
	P_PM_DC_CNTR = 8'b11111111
	P_PM_RD_TIMER_AWIDTH = 32'sb00000000000000000000000000000001
	P_PM_RD_TIMER_DEPTH = 32'sb00000000000000000000000000000010
	P_PM_USED = 8'b11111111
	P_PM_WR_TIMER_AWIDTH = 32'sb00000000000000000000000000000001
	P_PM_WR_TIMER_DEPTH = 32'sb00000000000000000000000000000010
	P_RD_FIFO_APP_PIPELINE = 8'b11111111
	P_RD_FIFO_MEM_PIPELINE = 8'b11111111
	P_REFH_SEQ = 32'sb00000000000000000000000000001110
	P_REFRESH_CNT_MAX = 975
	P_REFRESH_CNT_WIDTH = 32'sb00000000000000000000000000001010
	P_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	P_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
	P_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000001111110
	P_SDMA_CTRL1_BASEADDR = 32'b00000000000000000000000001111111
	P_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000011111110
	P_SDMA_CTRL2_BASEADDR = 32'b00000000000000000000000011111111
	P_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000101111110
	P_SDMA_CTRL3_BASEADDR = 32'b00000000000000000000000101111111
	P_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000111111110
	P_SDMA_CTRL4_BASEADDR = 32'b00000000000000000000000111111111
	P_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000001001111110
	P_SDMA_CTRL5_BASEADDR = 32'b00000000000000000000001001111111
	P_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000001011111110
	P_SDMA_CTRL6_BASEADDR = 32'b00000000000000000000001011111111
	P_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000001101111110
	P_SDMA_CTRL7_BASEADDR = 32'b00000000000000000000001101111111
	P_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000001111111110
	P_SDMA_CTRL_SHARED_OFFSET = 32'b00000000000000000000000010000000
	P_SPECIAL_BOARD = 32'sb00000000000000000000000000000000
	P_STATIC_PHY_NUM_REG = 32'sb00000000000000000000000000000001
	P_STATIC_PHY_REG_BASEADDR = 32'b10000100100000000001000000000000
	P_STATIC_PHY_REG_HIGHADDR = 32'b10000100100000000001000000000011
	P_STATIC_PHY_REG_OFFSET = 32'b00000000000000000001000000000000
	P_STATIC_PHY_REG_SIZE = 32'b00000000000000000000000000000100
	P_TBY4TAPVALUE = 26
	P_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	P_USE_MCB_S6_PHY = 1'b0
	P_USE_MIG_S3_PHY = 1'b0
	P_USE_MIG_V4_PHY = 1'b0
	P_USE_MIG_V5_PHY = 1'b1
	P_USE_MIG_V6_PHY = 1'b0
	P_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	P_VFBC0_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC0_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC0_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC0_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC0_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC0_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC0_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC0_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC0_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC0_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC0_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC0_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC0_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC1_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC1_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC1_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC1_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC1_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC1_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC1_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC1_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC1_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC1_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC1_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC1_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC1_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC2_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC2_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC2_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC2_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC2_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC2_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC2_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC2_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC2_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC2_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC2_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC2_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC2_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC3_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC3_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC3_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC3_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC3_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC3_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC3_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC3_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC3_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC3_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC3_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC3_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC3_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC4_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC4_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC4_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC4_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC4_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC4_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC4_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC4_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC4_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC4_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC4_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC4_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC4_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC5_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC5_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC5_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC5_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC5_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC5_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC5_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC5_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC5_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC5_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC5_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC5_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC5_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC6_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC6_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC6_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC6_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC6_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC6_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC6_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC6_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC6_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC6_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC6_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC6_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC6_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC7_ASYNC_CLOCK = 32'sb00000000000000000000000000000001
	P_VFBC7_BURST_LENGTH = 32'sb00000000000000000000000000100000
	P_VFBC7_CHIPSCOPE_ENABLE = 32'sb00000000000000000000000000000000
	P_VFBC7_CMD_PORT_ID = 32'sb00000000000000000000000000000000
	P_VFBC7_RD_AEMPTY_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC7_RD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC7_RD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC7_RD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_VFBC7_WD_AFULL_COUNT = 32'sb00000000000000000000000000000011
	P_VFBC7_WD_BYTEEN_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC7_WD_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P_VFBC7_WD_ENABLE = 32'sb00000000000000000000000000000001
	P_VFBC7_WD_FIFO_DEPTH = 32'sb00000000000000000000010000000000
	P_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	P_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	P_WR_FIFO_APP_PIPELINE = 8'b11111111
	P_WR_FIFO_MEM_PIPELINE = 8'b11111111
Module <mpmc> is correct for synthesis.
 
    Set property "syn_maxfan = 20" for signal <Rst_tocore_tmp>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore>.
    Set property "syn_maxfan = 20" for signal <Rst_topim>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim>.
Analyzing module <mpmc_core> in library <mpmc_v5_04_a>.
	C_AP_PIPELINE1 = 1'b1
	C_AP_PIPELINE2 = 1'b1
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB0_NUM_SLOTS = 32'sb00000000000000000000000000001000
	C_ARB_BRAM_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_ARB_SEQUENCE_ENCODING_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_ARB0 = 9'b000000000
	C_BASEADDR_ARB1 = 9'b000010000
	C_BASEADDR_ARB10 = 9'b010100000
	C_BASEADDR_ARB11 = 9'b010110000
	C_BASEADDR_ARB12 = 9'b011000000
	C_BASEADDR_ARB13 = 9'b011010000
	C_BASEADDR_ARB14 = 9'b011100000
	C_BASEADDR_ARB15 = 9'b011110000
	C_BASEADDR_ARB2 = 9'b000100000
	C_BASEADDR_ARB3 = 9'b000110000
	C_BASEADDR_ARB4 = 9'b001000000
	C_BASEADDR_ARB5 = 9'b001010000
	C_BASEADDR_ARB6 = 9'b001100000
	C_BASEADDR_ARB7 = 9'b001110000
	C_BASEADDR_ARB8 = 9'b010000000
	C_BASEADDR_ARB9 = 9'b010010000
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000011000
	C_BASEADDR_CTRL10 = 12'b000010101100
	C_BASEADDR_CTRL11 = 12'b000011001010
	C_BASEADDR_CTRL12 = 12'b000011010110
	C_BASEADDR_CTRL13 = 12'b000011110100
	C_BASEADDR_CTRL14 = 12'b000100000000
	C_BASEADDR_CTRL15 = 12'b000100010001
	C_BASEADDR_CTRL2 = 12'b000000100000
	C_BASEADDR_CTRL3 = 12'b000000111000
	C_BASEADDR_CTRL4 = 12'b000001000000
	C_BASEADDR_CTRL5 = 12'b000001011000
	C_BASEADDR_CTRL6 = 12'b000001100000
	C_BASEADDR_CTRL7 = 12'b000001111010
	C_BASEADDR_CTRL8 = 12'b000010000010
	C_BASEADDR_CTRL9 = 12'b000010100000
	C_BUFPLL_0_LOCK_SRC = "LOCK_TO_0"
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_CTRL_AP_COL_CNT_ENABLE_INDEX = 32'sb00000000000000000000000000001101
	C_CTRL_AP_COL_CNT_LOAD_INDEX = 32'sb00000000000000000000000000001100
	C_CTRL_AP_COL_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_AP_OTF_ADDR12_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PIPELINE1_CE_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PI_ADDR_CE_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PORT_SELECT_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 32'sb00000000000000000000000000001110
	C_CTRL_AP_ROW_COL_SEL_INDEX = 32'sb00000000000000000000000000001111
	C_CTRL_ARB_RDMODWR_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_COMPLETE_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_CAS_N_0_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_CAS_N_1_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_RAS_N_0_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_RAS_N_1_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_RDDATA_EN_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_WE_N_0_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_WE_N_1_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_WRDATA_EN_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DP_LOAD_RDWDADDR_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_DP_RDFIFO_PUSH_INDEX = 32'sb00000000000000000000000000001010
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 32'sb00000000000000000000000000001011
	C_CTRL_DP_SIZE_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_DP_WRFIFO_POP_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 32'sb00000000000000000000000000000011
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000000100
	C_CTRL_IS_WRITE_INDEX = 32'sb00000000000000000000000000000001
	C_CTRL_PHYIF_CAS_N_INDEX = 32'sb00000000000000000000000000000011
	C_CTRL_PHYIF_DQS_O_INDEX = 32'sb00000000000000000000000000001000
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 32'sb00000000000000000000000000000101
	C_CTRL_PHYIF_FORCE_DM_INDEX = 32'sb00000000000000000000000000010000
	C_CTRL_PHYIF_RAS_N_INDEX = 32'sb00000000000000000000000000000010
	C_CTRL_PHYIF_WE_N_INDEX = 32'sb00000000000000000000000000000100
	C_CTRL_Q0_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q10_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q11_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q12_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q13_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q14_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q15_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q16_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q17_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q18_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q19_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q1_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q20_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q21_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q22_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q23_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q24_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q25_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q26_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q27_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q28_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q29_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q2_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q30_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q31_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q32_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q33_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q34_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q35_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q3_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q4_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q5_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q6_DELAY = 32'sb00000000000000000000000000000100
	C_CTRL_Q7_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q8_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q9_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_REPEAT4_INDEX = 32'sb00000000000000000000000000010001
	C_CTRL_RMW_INDEX = 32'sb00000000000000000000000000000110
	C_CTRL_SKIP_0_INDEX = 32'sb00000000000000000000000000000111
	C_CTRL_SKIP_1_INDEX = 32'sb00000000000000000000000000001001
	C_CTRL_SKIP_2_INDEX = 32'sb00000000000000000000000000001011
	C_DEBUG_REG_ENABLE = 32'sb00000000000000000000000000000000
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_ECC_DATA_WIDTH = 32'sb00000000000000000000000000001000
	C_ECC_DATA_WIDTH_INT = 32'b00000000000000000000000000001110
	C_ECC_DECODE_PIPELINE = 1'b1
	C_ECC_DEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_ECC_DEFAULT_ON = 32'sb00000000000000000000000000000001
	C_ECC_DM_WIDTH = 32'sb00000000000000000000000000000001
	C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000010
	C_ECC_DQS_WIDTH = 32'sb00000000000000000000000000000001
	C_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000010
	C_ECC_ENCODE_PIPELINE = 1'b1
	C_ECC_NUM_REG = 32'sb00000000000000000000000000010000
	C_ECC_PEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_ECC_SEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_FAMILY = "virtex5"
	C_FAST_CALIBRATION = 1'b0
	C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	C_HIGHADDR_ARB1 = 9'b000011111
	C_HIGHADDR_ARB10 = 9'b010101111
	C_HIGHADDR_ARB11 = 9'b010111111
	C_HIGHADDR_ARB12 = 9'b011001111
	C_HIGHADDR_ARB13 = 9'b011011111
	C_HIGHADDR_ARB14 = 9'b011101111
	C_HIGHADDR_ARB15 = 9'b011111111
	C_HIGHADDR_ARB2 = 9'b000101111
	C_HIGHADDR_ARB3 = 9'b000111111
	C_HIGHADDR_ARB4 = 9'b001001111
	C_HIGHADDR_ARB5 = 9'b001011111
	C_HIGHADDR_ARB6 = 9'b001101111
	C_HIGHADDR_ARB7 = 9'b001111111
	C_HIGHADDR_ARB8 = 9'b010001111
	C_HIGHADDR_ARB9 = 9'b010011111
	C_HIGHADDR_CTRL0 = 12'b000000010111
	C_HIGHADDR_CTRL1 = 12'b000000011111
	C_HIGHADDR_CTRL10 = 12'b000011001001
	C_HIGHADDR_CTRL11 = 12'b000011010101
	C_HIGHADDR_CTRL12 = 12'b000011110011
	C_HIGHADDR_CTRL13 = 12'b000011111111
	C_HIGHADDR_CTRL14 = 12'b000100010000
	C_HIGHADDR_CTRL15 = 12'b000100010010
	C_HIGHADDR_CTRL2 = 12'b000000110111
	C_HIGHADDR_CTRL3 = 12'b000000111111
	C_HIGHADDR_CTRL4 = 12'b000001010111
	C_HIGHADDR_CTRL5 = 12'b000001011111
	C_HIGHADDR_CTRL6 = 12'b000001111001
	C_HIGHADDR_CTRL7 = 12'b000010000001
	C_HIGHADDR_CTRL8 = 12'b000010011111
	C_HIGHADDR_CTRL9 = 12'b000010101011
	C_IDELAY_CLK_FREQ = "DEFAULT"
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000001
	C_INCLUDE_ECC_TEST = 32'sb00000000000000000000000000000000
	C_INIT0_STALL = 32'sb00000000000000000000000000000000
	C_INIT1_STALL = 32'sb00000000000000000000000000000000
	C_INIT2_STALL = 32'sb00000000000000000000000000000000
	C_IODELAY_GRP = "DDR_SDRAM_0"
	C_IS_DDR = 1'b1
	C_MAX_REQ_ALLOWED = 32'sb00000000000000000000000000000001
	C_MCB_DQ0_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ10_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ11_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ12_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ13_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ14_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ15_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ1_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ2_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ3_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ4_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ5_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ6_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ7_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ8_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_DQ9_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_LDQSN_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_LDQSP_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_UDQSN_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_UDQSP_TAP_DELAY_VAL = 32'sb00000000000000000000000000000000
	C_MCB_USE_EXTERNAL_BUFPLL = 32'sb00000000000000000000000000000000
	C_MEM_ADDITIVE_LATENCY = 32'sb00000000000000000000000000000000
	C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
	C_MEM_ADDR_WIDTH = 32'sb00000000000000000000000000001110
	C_MEM_AUTO_SR = "ENABLED"
	C_MEM_BANKADDR_WIDTH = 32'sb00000000000000000000000000000010
	C_MEM_BITS_DATA_PER_DQS = 32'sb00000000000000000000000000001000
	C_MEM_BURST_LENGTH = 4'b0100
	C_MEM_CALIBRATION_BYPASS = "NO"
	C_MEM_CALIBRATION_DELAY = "HALF"
	C_MEM_CALIBRATION_MODE = 32'sb00000000000000000000000000000001
	C_MEM_CALIBRATION_SOFT_IP = "FALSE"
	C_MEM_CAL_WIDTH = "DEFAULT"
	C_MEM_CAS_LATENCY0 = 32'sb00000000000000000000000000000010
	C_MEM_CAS_LATENCY1 = 32'sb00000000000000000000000000000000
	C_MEM_CAS_WR_LATENCY = 32'sb00000000000000000000000000000001
	C_MEM_CE_WIDTH = 32'sb00000000000000000000000000000001
	C_MEM_CLK_WIDTH = 32'sb00000000000000000000000000000001
	C_MEM_CS_N_WIDTH = 32'sb00000000000000000000000000000010
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	C_MEM_DDR2_ENABLE = 1'b0
	C_MEM_DM_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQSN_ENABLE = 32'b00000000000000000000000000000000
	C_MEM_DQS_GATE_EN = 1'b1
	C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DQS_MATCHED = 1'b0
	C_MEM_DQS_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
	C_MEM_DYNAMIC_WRITE_ODT = "OFF"
	C_MEM_HIGH_TEMP_SR = "NORMAL"
	C_MEM_IBUF_LPWR_MODE = "DEFAULT"
	C_MEM_IDEL_HIGH_PERF = "FALSE"
	C_MEM_IODELAY_HP_MODE = "DEFAULT"
	C_MEM_NDQS_COL0 = 32'sb00000000000000000000000000000000
	C_MEM_NDQS_COL1 = 32'sb00000000000000000000000000000000
	C_MEM_NDQS_COL2 = 32'sb00000000000000000000000000000000
	C_MEM_NDQS_COL3 = 32'sb00000000000000000000000000000000
	C_MEM_NUM_DIMMS = 32'sb00000000000000000000000000000001
	C_MEM_NUM_RANKS = 32'sb00000000000000000000000000000010
	C_MEM_OCB_MONITOR = "DEFAULT"
	C_MEM_ODT_TYPE = 32'sb00000000000000000000000000000000
	C_MEM_ODT_WIDTH = 32'sb00000000000000000000000000000001
	C_MEM_PART_NUM_COL_BITS = 32'sb00000000000000000000000000001010
	C_MEM_PART_TRAS = 32'sb00000000000000001010010000010000
	C_MEM_PART_TRCD = 32'sb00000000000000000011101010011000
	C_MEM_PART_TREFI = 32'sb00000000011101110000010011000000
	C_MEM_PART_TRFC = 32'sb00000000000000011101010011000000
	C_MEM_PART_TRP = 32'sb00000000000000000011101010011000
	C_MEM_PART_TRTP = 32'sb00000000000000000001110101001100
	C_MEM_PART_TWR = 32'sb00000000000000000011101010011000
	C_MEM_PART_TWTR = 32'sb00000000000000000000000000000000
	C_MEM_PA_SR = 32'sb00000000000000000000000000000000
	C_MEM_PHASE_DETECT = "DEFAULT"
	C_MEM_REDUCED_DRV = 32'sb00000000000000000000000000000000
	C_MEM_REG_DIMM = 32'sb00000000000000000000000000000000
	C_MEM_SIM_CAL_OPTION = "DEFAULT"
	C_MEM_SIM_INIT_OPTION = "DEFAULT"
	C_MEM_SKIP_DYNAMIC_CAL = 32'sb00000000000000000000000000000001
	C_MEM_SKIP_DYN_IN_TERM = 32'sb00000000000000000000000000000001
	C_MEM_SKIP_IN_TERM_CAL = 32'sb00000000000000000000000000000001
	C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
	C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00100000000000000000000000000000
	C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00010000000000000000000000000000
	C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000001000000000000
	C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00100000000000000000000000000000
	C_MEM_TYPE = "DDR"
	C_MEM_TZQINIT_MAXCNT = 32'sb00000000000000000000001000000000
	C_MEM_WRLVL = 32'sb00000000000000000000000000000001
	C_MMCM_ADV_PS_WA = "ON"
	C_MPMC_CLK_MEM_2X_PERIOD_PS = 32'sb00000000000000000000010011100010
	C_MPMC_CLK_PERIOD = 32'sb00000000000000000001111101000000
	C_NCK_PER_CLK = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PI0_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI0_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI0_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI0_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI1_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI1_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI1_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI1_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI2_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI2_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI2_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI2_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI3_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI3_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI3_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI3_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI4_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI4_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI4_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI4_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI5_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI5_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI5_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI5_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI6_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI6_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI6_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI6_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PI7_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_PI7_BE_WIDTH = 32'sb00000000000000000000000000001000
	C_PI7_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_PI7_RDWDADDR_WIDTH = 32'sb00000000000000000000000000000100
	C_PIM0_BASETYPE = 32'sb00000000000000000000000000000010
	C_PIM1_BASETYPE = 32'sb00000000000000000000000000000000
	C_PIM2_BASETYPE = 32'sb00000000000000000000000000000000
	C_PIM3_BASETYPE = 32'sb00000000000000000000000000000000
	C_PIM4_BASETYPE = 32'sb00000000000000000000000000000000
	C_PIM5_BASETYPE = 32'sb00000000000000000000000000000000
	C_PIPELINE_ADDRACK = 8'b11111111
	C_PIX_ADDR_WIDTH_MAX = 32'sb00000000000000000000000000100000
	C_PIX_BE_WIDTH_MAX = 32'sb00000000000000000000000000001000
	C_PIX_DATA_WIDTH_MAX = 32'sb00000000000000000000000001000000
	C_PIX_RDWDADDR_WIDTH_MAX = 32'sb00000000000000000000000000000100
	C_PI_DATA_WIDTH = 8'b00000001
	C_PI_RD_FIFO_TYPE = 16'b1111111111111111
	C_PI_WR_FIFO_TYPE = 16'b1111111111111111
	C_PORT_CONFIG = 32'sb00000000000000000000000000000001
	C_RAMB_SIM_COLLISION_CHECK = "NONE"
	C_RD_DATAPATH_TML_MAX_FANOUT = 32'sb00000000000000000000000000000000
	C_RD_FIFO_APP_PIPELINE = 8'b11111111
	C_RD_FIFO_MEM_PIPELINE = 8'b11111111
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_REFRESH_CNT_MAX = 32'sb00000000000000000000001111001111
	C_REFRESH_CNT_WIDTH = 32'sb00000000000000000000000000001010
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_SKIP_1_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_2_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_3_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_4_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_5_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_6_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_7_VALUE = 32'b00000000000000000000000000001111
	C_SKIP_INIT_DELAY = 1'b0
	C_SPECIAL_BOARD = 32'sb00000000000000000000000000000000
	C_SPEEDGRADE_INT = 32'sb00000000000000000000000000000001
	C_STATIC_PHY_NUM_REG = 32'sb00000000000000000000000000000001
	C_STATIC_PHY_RDDATA_CLK_SEL = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDDATA_SWAP_RISE = 32'sb00000000000000000000000000000000
	C_STATIC_PHY_RDEN_DELAY = 32'sb00000000000000000000000000000101
	C_TBY4TAPVALUE = 26
	C_TWR = 32'sb00000000000000000011101010011000
	C_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	C_USE_MCB_S6_PHY = 1'b0
	C_USE_MIG_S3_PHY = 1'b0
	C_USE_MIG_V4_PHY = 1'b0
	C_USE_MIG_V5_PHY = 1'b1
	C_USE_MIG_V6_PHY = 1'b0
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	C_WR_DATAPATH_TML_PIPELINE = 32'sb00000000000000000000000000000001
	C_WR_FIFO_APP_PIPELINE = 8'b11111111
	C_WR_FIFO_MEM_PIPELINE = 8'b11111111
	C_WR_FIFO_MEM_PIPELINE_SINGLE = 1'b1
	C_WR_TRAINING_PORT = 32'sb00000000000000000000000000000000
	P_AL = "0"
	P_BURST_MODE = "4"
	P_BURST_TYPE = "SEQ"
	P_CS_BITS = 32'sb00000000000000000000000000000001
	P_CS_WIDTH = 32'sb00000000000000000000000000000010
	P_DDR2_RTT_NOM = "0"
	P_DDR2_RTT_WR = "0"
	P_DDR3_RTT_NOM = "0"
	P_DDR3_RTT_WR = "0"
	P_DELAY_PHYIF_DP_WRFIFO_POP = 1'b0
	P_DQS_BITS = 32'sb00000000000000000000000000000010
	P_DQ_BITS = 32'sb00000000000000000000000000000101
	P_ECC_DQS_BITS = 32'sb00000000000000000000000000000001
	P_ECC_DQ_BITS = 32'sb00000000000000000000000000000001
	P_HIGH_PERFORMANCE_MODE = "TRUE"
	P_IBUF_LPWR_MODE = "OFF"
	P_IODELAY_HP_MODE = "ON"
	P_MEM_CAL_WIDTH = "FULL"
	P_MEM_WRLVL = "ON"
	P_NCS_PER_RANK = 32'sb00000000000000000000000000000001
	P_OCB_MONITOR = "ON"
	P_OUTPUT_DRV = "HIGH"
	P_PD_TAP_REQ = 32'sb00000000000000000000000000001010
	P_PHASE_DETECT = "ON"
	P_RANK_WIDTH = 32'sb00000000000000000000000000000001
	P_REFCLK_FREQ = 200.000000
	P_REG_CTRL = "OFF"
	P_RST_DIV_SYNC_NUM = 32'sb00000000000000000000000000001000
	P_SIM_CAL_OPTION = "NONE"
	P_SIM_INIT_OPTION = "NONE"
	P_SLOT_0_CONFIG = 8'b00000001
	P_SLOT_1_CONFIG = 8'b00000000
	P_TCQ = 32'sb00000000000000000000000001100100
	P_USE_DM_PORT = 32'sb00000000000000000000000000000001
	P_USE_INIT_PUSH = 1'b1
	P_WDF_RDEN_EARLY = 1'b1
	RDF_PUSH_BITS = 32'sb00000000000000000000000000000101
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
	Calling function <decode_offset>.
Module <mpmc_core> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <InitDone> in unit <mpmc_core>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i2>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM_d1>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_270>.
Analyzing module <ecc_top> in library <mpmc_v5_04_a>.
	C_DELAY_PHYIF_DP_WRFIFO_POP = 1'b0
	C_ECC_DATA_WIDTH = 32'sb00000000000000000000000000001000
	C_ECC_DATA_WIDTH_INT = 32'b00000000000000000000000000001110
	C_ECC_DECODE_PIPELINE = 1'b1
	C_ECC_DEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_ECC_DEFAULT_ON = 32'sb00000000000000000000000000000001
	C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000010
	C_ECC_DQS_WIDTH = 32'sb00000000000000000000000000000001
	C_ECC_ENCODE_PIPELINE = 1'b1
	C_ECC_NUM_REG = 32'sb00000000000000000000000000010000
	C_ECC_PEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_ECC_SEC_THRESHOLD = 32'sb00000000000000000000000000000001
	C_FAMILY = "virtex5"
	C_INCLUDE_ECC_TEST = 32'sb00000000000000000000000000000000
	C_IS_DDR = 1'b1
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQS_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_TYPE = "DDR"
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_USE_INIT_PUSH = 1'b1
	C_USE_MIG_S3_PHY = 1'b0
	C_USE_MIG_V4_PHY = 1'b0
	C_USE_MIG_V5_PHY = 1'b1
	C_USE_MIG_V6_PHY = 1'b0
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_WDF_RDEN_EARLY = 1'b1
	C_WR_DATAPATH_TML_PIPELINE = 32'sb00000000000000000000000000000001
	C_WR_FIFO_MEM_PIPELINE_SINGLE = 1'b1
	RDF_PUSH_BITS = 32'sb00000000000000000000000000000101
Module <ecc_top> is correct for synthesis.
 
Analyzing module <mpmc_ecc_control> in library <mpmc_v5_04_a>.
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 1
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
Module <mpmc_ecc_control> is correct for synthesis.
 
Analyzing module <mpmc_rmw_fifo> in library <mpmc_v5_04_a>.
	C_ADDR_WIDTH = 32'sb00000000000000000000000000001000
	C_DATA_WIDTH = 64
	C_FAMILY = "virtex5"
	C_MAX_FIFO_DEPTH = 32'sb00000000000000000000000100000000
	C_POP_CNT_VALUE = 32'sb00000000000000000000000000001000
	C_PUSH_CNT_VALUE = 32'sb00000000000000000000000000001000
	C_USE_BRAM_FIFO = 1'b1
	C_WDF_RDEN_EARLY = 1
Module <mpmc_rmw_fifo> is correct for synthesis.
 
Analyzing module <bram_fifo_32bit> in library <mpmc_v5_04_a>.
Module <bram_fifo_32bit> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_A =  000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "INIT_B =  000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "SRVAL_A =  000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "SRVAL_B =  000000000" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <bram> in unit <bram_fifo_32bit>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <bram> in unit <bram_fifo_32bit>.
Analyzing module <mpmc_ecc_encode> in library <mpmc_v5_04_a>.
	C_DATA_BIT_WIDTH = 32
	C_ECC_ENC_PIPELINE = 1
	C_FAMILY = "virtex5"
	C_PARITY_BIT_WIDTH = 7
Module <mpmc_ecc_encode> is correct for synthesis.
 
Analyzing module <mpmc_ecc_decode> in library <mpmc_v5_04_a>.
	C_DATA_BIT_WIDTH = 32
	C_ECC_DEC_PIPELINE = 1
	C_FAMILY = "virtex5"
	C_PARITY_BIT_WIDTH = 7
Module <mpmc_ecc_decode> is correct for synthesis.
 
Analyzing module <mpmc_realign_bytes> in library <mpmc_v5_04_a>.
	C_DATA_WIDTH = 32'b00000000000000000000000001010000
	C_DELAY_WIDTH = 32'sb00000000000000000000000000000010
	C_IS_DDR = 1'b1
Module <mpmc_realign_bytes> is correct for synthesis.
 
Analyzing module <v5_phy_top_ddr1> in library <mpmc_v5_04_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 4'b0100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001110
	CS_NUM = 32'sb00000000000000000000000000000010
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DDR2_ENABLE = 1'b0
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000000101
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_GATE_EN = 1'b1
	DQS_WIDTH = 32'sb00000000000000000000000000000101
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000101000
	ECC_ENABLE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"
	ODT_TYPE = 32'sb00000000000000000000000000000000
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001110
	SIM_ONLY = 1'b0
	USE_DM_PORT = 32'sb00000000000000000000000000000001
	WDF_RDEN_EARLY = 1
	WDF_RDEN_WIDTH = 1
Module <v5_phy_top_ddr1> is correct for synthesis.
 
    Set property "max_fanout = 1" for signal <phy_init_done> in unit <v5_phy_top_ddr1>.
Analyzing module <v5_phy_write_ddr1> in library <mpmc_v5_04_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000010
	DDR2_ENABLE = 1'b0
	DM_WIDTH = 32'sb00000000000000000000000000000101
	DQS_WIDTH = 32'sb00000000000000000000000000000101
	DQ_WIDTH = 32'sb00000000000000000000000000101000
	ECC_ENABLE = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	WDF_RDEN_EARLY = 1
	WDF_RDEN_WIDTH = 1
	WR_LATENCY = 32'sb00000000000000000000000000000100
Module <v5_phy_write_ddr1> is correct for synthesis.
 
    Set property "max_fanout = 1" for signal <dq_oe_n> in unit <v5_phy_write_ddr1>.
    Set property "max_fanout = 1" for signal <dqs_oe_n> in unit <v5_phy_write_ddr1>.
    Set property "syn_maxfan = 1" for signal <dq_oe_0>.
    Set property "syn_maxfan = 1" for signal <dqs_oe_0>.
    Set property "syn_maxfan = 1" for signal <dq_oe_270>.
    Set property "syn_maxfan = 1" for signal <dq_oe_n_90_r1>.
    Set property "syn_maxfan = 1" for signal <dq_oe_n_90_r2>.
    Set property "syn_maxfan = 1" for signal <dqs_oe_n_180_r1>.
    Set property "syn_maxfan = 1" for signal <dqs_oe_n_180_r2>.
    Set property "equivalent_register_removal = no" for signal <wdf_rden_0_r1>.
    Set property "syn_maxfan = 1" for signal <wr_stages>.
    Set property "syn_preserve = 1" for signal <phy_init_done_r>.
    Set property "equivalent_register_removal = no" for signal <phy_init_done_r> (previous value was "false").
    Set property "syn_maxfan = 1" for signal <dqs_rst_n_180_r1>.
    Set property "syn_maxfan = 1" for signal <dqs_rst_n_180_r2>.
Analyzing module <v5_phy_io_ddr1> in library <mpmc_v5_04_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000010
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000001
	DDR2_ENABLE = 1'b0
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_TO_BYTE_RATIO = 32'sb00000000000000000000000000000001
	DM_WIDTH = 32'sb00000000000000000000000000000101
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_GATE_EN = 1'b1
	DQS_WIDTH = 32'sb00000000000000000000000000000101
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000101000
	ECC_ENABLE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REG_ENABLE = 32'sb00000000000000000000000000000000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <v5_phy_io_ddr1> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <v5_phy_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <v5_phy_io_ddr1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <v5_phy_io_ddr1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <v5_phy_io_ddr1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <v5_phy_io_ddr1>.
Analyzing module <v5_phy_calib_ddr1> in library <mpmc_v5_04_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BIT_TIME_TAPS = 53
	CAL1_CALC_IDEL = 4'b1000
	CAL1_DEC_IDEL = 4'b1001
	CAL1_DONE = 4'b1010
	CAL1_FIND_FIRST_EDGE = 4'b0011
	CAL1_FIND_SECOND_EDGE = 4'b0110
	CAL1_FIRST_EDGE_IDEL_WAIT = 4'b0100
	CAL1_FOUND_FIRST_EDGE_WAIT = 4'b0101
	CAL1_IDLE = 4'b0000
	CAL1_INC_IDEL = 4'b0010
	CAL1_INIT = 4'b0001
	CAL1_SECOND_EDGE_IDEL_WAIT = 4'b0111
	CAL2_ADJ_IDEL = 3'b110
	CAL2_CALC_IDEL = 3'b101
	CAL2_CALC_IDEL_STALL = 3'b100
	CAL2_DONE = 3'b111
	CAL2_FIND_EDGE = 3'b010
	CAL2_FIND_EDGE_IDEL_WAIT = 3'b011
	CAL2_IDLE = 3'b000
	CAL2_INIT = 3'b001
	CAL4_ADJ_IDEL = 3'b110
	CAL4_DONE = 3'b111
	CAL4_FIND_EDGE = 3'b011
	CAL4_FIND_WINDOW = 3'b010
	CAL4_IDEL_BIT_VAL = 32'b00000000000000000000000000100000
	CAL4_IDEL_WAIT = 3'b100
	CAL4_IDLE = 3'b000
	CAL4_INIT = 3'b001
	CAL4_RDEN_PIPE_CLR_WAIT = 3'b101
	CAL4_RDEN_PIPE_LEN = 32'sb00000000000000000000000000000111
	CAS_LAT = 32'sb00000000000000000000000000000010
	CAS_LAT_RDEN = 32'sb00000000000000000000000000000010
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_BITS_FIX = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000000101
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IDEL_INIT = 6'b000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000000101000
	ECC_ENABLE = 32'sb00000000000000000000000000000001
	IDEL_SET_VAL = 4'b1111
	MIN_WIN_SIZE = 32'sb00000000000000000000000000000101
	RDEN_BASE_DELAY = 32'sb00000000000000000000000000001011
	REG_ENABLE = 32'sb00000000000000000000000000000000
INFO:Xst:1433 - Contents of array <rd_data_fall_r> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <rd_data_rise_r> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <rd_data_rise_r> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <rd_data_fall_r> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <rd_data_rise_r> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <rd_data_fall_r> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <v5_phy_calib_ddr1> is correct for synthesis.
 
Analyzing module <v5_phy_dm_iob_ddr1> in library <mpmc_v5_04_a>.
Module <v5_phy_dm_iob_ddr1> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <v5_phy_dm_iob_ddr1>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <v5_phy_dm_iob_ddr1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <v5_phy_dm_iob_ddr1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <v5_phy_dm_iob_ddr1>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <v5_phy_dm_iob_ddr1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <v5_phy_dm_iob_ddr1>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <v5_phy_dm_iob_ddr1>.
Analyzing module <v5_phy_dqs_iob_ddr1> in library <mpmc_v5_04_a>.
	DDR2_ENABLE = 1'b0
	DQS_GATE_EN = 1'b1
	DQS_NET_DELAY = 1.250000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"
WARNING:Xst:916 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" line 213: Delay is ignored for synthesis.
Module <v5_phy_dqs_iob_ddr1> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <u_tri_state_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_dqs_gate.u_dqs_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_dqs_gate.u_dqs_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_dqs_gate.u_dqs_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <gen_dqs_gate.u_idelay_gate> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_dqs_gate.u_ff_gate_sync> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <gen_dqs_gate.u_idelay_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "DRIVE =  12" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr1.u_iobuf_dqs> in unit <v5_phy_dqs_iob_ddr1>.
    Set property "syn_maxfan = 1" for signal <dqs_rst_n_r>.
    Set property "syn_preserve = 1" for signal <dqs_rst_n_r>.
    Set user-defined property "KEEP =  true" for signal <dqs_rst_n_r>.
Analyzing module <v5_phy_dq_iob_ddr1> in library <mpmc_v5_04_a>.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "DDR_SDRAM_0"
Module <v5_phy_dq_iob_ddr1> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <u_tri_state_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "BITSLIP_ENABLE =  FALSE" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "DATA_RATE =  DDR" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "DATA_WIDTH =  4" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INIT_Q1 =  0" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INIT_Q2 =  0" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INIT_Q3 =  0" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INIT_Q4 =  0" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "INTERFACE_TYPE =  MEMORY" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "NUM_CE =  2" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <u_iserdes_dq> in unit <v5_phy_dq_iob_ddr1>.
Analyzing module <v5_phy_ctl_io_ddr1> in library <mpmc_v5_04_a>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001110
	CS_NUM = 32'sb00000000000000000000000000000010
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DDR2_ENABLE = 1'b0
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	ROW_WIDTH = 32'sb00000000000000000000000000001110
Module <v5_phy_ctl_io_ddr1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_ras_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_ras_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_cas_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_cas_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_we_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_we_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cke[0].u_ff_cke> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].u_ff_cke> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0].gen_cs_n[0].u_ff_cs_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[0].gen_cs_n[0].u_ff_cs_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0].gen_cs_n[0].u_ff_cs_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0].gen_cs_n[1].u_ff_cs_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[0].gen_cs_n[1].u_ff_cs_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0].gen_cs_n[1].u_ff_cs_n> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_addr[13].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[13].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[13].u_ff_addr> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].u_ff_ba> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].u_ff_ba> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].u_ff_ba> in unit <v5_phy_ctl_io_ddr1>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].u_ff_ba> in unit <v5_phy_ctl_io_ddr1>.
Analyzing module <v5_phy_init_ddr1> in library <mpmc_v5_04_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 4'b0100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CNTNEXT_CMD = 6'b101011
	CNTNEXT_RD = 5'b11110
	COL_WIDTH = 32'sb00000000000000000000000000001110
	CS_NUM = 32'sb00000000000000000000000000000010
	DDR2_ENABLE = 1'b0
	DQS_GATE_EN = 1'b1
	DQS_WIDTH = 32'sb00000000000000000000000000000101
	DQ_WIDTH = 32'sb00000000000000000000000000101000
	ECC_ENABLE = 32'sb00000000000000000000000000000001
	INIT_AUTO_REFRESH = 5'b00111
	INIT_AUTO_REFRESH_WAIT = 5'b01000
	INIT_CAL1_READ = 5'b01110
	INIT_CAL1_READ_WAIT = 5'b01111
	INIT_CAL1_WRITE = 5'b01100
	INIT_CAL1_WRITE_READ = 5'b01101
	INIT_CAL2_READ = 5'b10010
	INIT_CAL2_READ_WAIT = 5'b10011
	INIT_CAL2_WRITE = 5'b10000
	INIT_CAL2_WRITE_READ = 5'b10001
	INIT_CAL3_READ = 5'b10110
	INIT_CAL3_READ_WAIT = 5'b10111
	INIT_CAL3_WRITE = 5'b10100
	INIT_CAL3_WRITE_READ = 5'b10101
	INIT_CAL4_READ = 5'b11000
	INIT_CAL4_READ_WAIT = 5'b11001
	INIT_CALIB_REF = 5'b11010
	INIT_CNTR_AR_1 = 4'b1000
	INIT_CNTR_AR_2 = 4'b1001
	INIT_CNTR_CNT_200_WAIT = 4'b0110
	INIT_CNTR_DEEP_MEM = 4'b1101
	INIT_CNTR_DONE = 4'b1111
	INIT_CNTR_EMR2_INIT = 4'b0010
	INIT_CNTR_EMR3_INIT = 4'b0011
	INIT_CNTR_EMR_DEF_OCD = 4'b1011
	INIT_CNTR_EMR_EN_DLL = 4'b0100
	INIT_CNTR_EMR_EXIT_OCD = 4'b1100
	INIT_CNTR_INIT = 4'b0000
	INIT_CNTR_MR_ACT_DLL = 4'b1010
	INIT_CNTR_MR_RST_DLL = 4'b0101
	INIT_CNTR_PRECH_1 = 4'b0001
	INIT_CNTR_PRECH_2 = 4'b0111
	INIT_CNTR_PRECH_3 = 4'b1110
	INIT_CNT_200 = 5'b00001
	INIT_CNT_200_WAIT = 5'b00010
	INIT_DEEP_MEMORY_ST = 5'b01001
	INIT_DUMMY_ACTIVE = 5'b01010
	INIT_DUMMY_ACTIVE_WAIT = 5'b01011
	INIT_IDLE = 5'b00000
	INIT_LOAD_MODE = 5'b00101
	INIT_MODE_REGISTER_WAIT = 5'b00110
	INIT_PRECHARGE = 5'b00011
	INIT_PRECHARGE_WAIT = 5'b00100
	ODT_TYPE = 32'sb00000000000000000000000000000000
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001110
	SIM_ONLY = 1'b0
"/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_init_ddr1.v" line 677: Found FullParallel Case directive in module <v5_phy_init_ddr1>.
Module <v5_phy_init_ddr1> is correct for synthesis.
 
    Set property "ROM_STYLE = distributed" for unit <v5_phy_init_ddr1>.
    Set property "syn_maxfan = 1" for signal <init_cnt_r>.
    Set property "syn_maxfan = 3" for signal <init_state_r>.
Analyzing module <mpmc_addr_path> in library <mpmc_v5_04_a>.
	C_AP_PIPELINE1 = 1'b1
	C_AP_PIPELINE2 = 1'b1
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_FAMILY = "virtex5"
	C_IS_DDR = 1'b1
	C_MEM_ADDR_WIDTH = 32'sb00000000000000000000000000001110
	C_MEM_BANKADDR_WIDTH = 32'sb00000000000000000000000000000010
	C_MEM_BURST_LENGTH = 4'b0100
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DIMM0_BANK_OFFSET = 32'sb00000000000000000000000000011001
	C_MEM_DIMM0_COL_OFFSET = 32'sb00000000000000000000000000000010
	C_MEM_DIMM0_DIMM_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM0_RANK_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM0_ROW_OFFSET = 32'sb00000000000000000000000000001100
	C_MEM_DIMM0_TOTAL_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM1_BANK_OFFSET = 32'sb00000000000000000000000000011001
	C_MEM_DIMM1_COL_OFFSET = 32'sb00000000000000000000000000000010
	C_MEM_DIMM1_DIMM_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM1_RANK_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_DIMM1_ROW_OFFSET = 32'sb00000000000000000000000000001100
	C_MEM_DIMM1_TOTAL_OFFSET = 32'sb00000000000000000000000000011011
	C_MEM_NUM_DIMMS = 32'sb00000000000000000000000000000001
	C_MEM_NUM_RANKS = 32'sb00000000000000000000000000000010
	C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000100000000000000000000000000
	C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000100
	C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00100000000000000000000000000000
	C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00010000000000000000000000000000
	C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000001000000000000
	C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00100000000000000000000000000000
	C_MEM_TYPE = "DDR"
	C_NCK_PER_CLK = 32'sb00000000000000000000000000000001
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_USE_MIG_S3_PHY = 1'b0
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_USE_TEMP_PARAMETERS = 32'sb00000000000000000000000000000001
	P_MEM_DATA_WIDTH_SDR = 32'sb00000000000000000000000001000000
Module <mpmc_addr_path> is correct for synthesis.
 
Analyzing module <mpmc_ctrl_path> in library <mpmc_v5_04_a>.
	C_AP_PIPELINE1 = 1'b1
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_ARB_SEQUENCE_ENCODING_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_ARB0 = 9'b000000000
	C_BASEADDR_ARB1 = 9'b000010000
	C_BASEADDR_ARB10 = 9'b010100000
	C_BASEADDR_ARB11 = 9'b010110000
	C_BASEADDR_ARB12 = 9'b011000000
	C_BASEADDR_ARB13 = 9'b011010000
	C_BASEADDR_ARB14 = 9'b011100000
	C_BASEADDR_ARB15 = 9'b011110000
	C_BASEADDR_ARB2 = 9'b000100000
	C_BASEADDR_ARB3 = 9'b000110000
	C_BASEADDR_ARB4 = 9'b001000000
	C_BASEADDR_ARB5 = 9'b001010000
	C_BASEADDR_ARB6 = 9'b001100000
	C_BASEADDR_ARB7 = 9'b001110000
	C_BASEADDR_ARB8 = 9'b010000000
	C_BASEADDR_ARB9 = 9'b010010000
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000011000
	C_BASEADDR_CTRL10 = 12'b000010101100
	C_BASEADDR_CTRL11 = 12'b000011001010
	C_BASEADDR_CTRL12 = 12'b000011010110
	C_BASEADDR_CTRL13 = 12'b000011110100
	C_BASEADDR_CTRL14 = 12'b000100000000
	C_BASEADDR_CTRL15 = 12'b000100010001
	C_BASEADDR_CTRL2 = 12'b000000100000
	C_BASEADDR_CTRL3 = 12'b000000111000
	C_BASEADDR_CTRL4 = 12'b000001000000
	C_BASEADDR_CTRL5 = 12'b000001011000
	C_BASEADDR_CTRL6 = 12'b000001100000
	C_BASEADDR_CTRL7 = 12'b000001111010
	C_BASEADDR_CTRL8 = 12'b000010000010
	C_BASEADDR_CTRL9 = 12'b000010100000
	C_BURST_LENGTH = 4'b0100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_CTRL_AP_COL_CNT_ENABLE_INDEX = 32'sb00000000000000000000000000001101
	C_CTRL_AP_COL_CNT_LOAD_INDEX = 32'sb00000000000000000000000000001100
	C_CTRL_AP_COL_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_AP_OTF_ADDR12_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PIPELINE1_CE_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PI_ADDR_CE_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PORT_SELECT_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 32'sb00000000000000000000000000001110
	C_CTRL_AP_ROW_COL_SEL_INDEX = 32'sb00000000000000000000000000001111
	C_CTRL_ARB_RDMODWR_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_COMPLETE_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_CAS_N_0_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_CAS_N_1_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_RAS_N_0_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_RAS_N_1_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_RDDATA_EN_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_WE_N_0_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_WE_N_1_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DFI_WRDATA_EN_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DP_RDFIFO_PUSH_INDEX = 32'sb00000000000000000000000000001010
	C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 32'sb00000000000000000000000000001011
	C_CTRL_DP_SIZE_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_DP_WRFIFO_POP_INDEX = 32'sb00000000000000000000000000000000
	C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 32'sb00000000000000000000000000000011
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000000100
	C_CTRL_IS_WRITE_INDEX = 32'sb00000000000000000000000000000001
	C_CTRL_PHYIF_CAS_N_INDEX = 32'sb00000000000000000000000000000011
	C_CTRL_PHYIF_DQS_O_INDEX = 32'sb00000000000000000000000000001000
	C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 32'sb00000000000000000000000000000101
	C_CTRL_PHYIF_FORCE_DM_INDEX = 32'sb00000000000000000000000000010000
	C_CTRL_PHYIF_RAS_N_INDEX = 32'sb00000000000000000000000000000010
	C_CTRL_PHYIF_WE_N_INDEX = 32'sb00000000000000000000000000000100
	C_CTRL_Q0_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q10_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q11_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q12_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q13_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q14_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q15_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q16_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q17_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q18_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q19_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q1_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q20_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q21_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q22_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q23_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q24_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q25_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q26_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q27_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q28_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q29_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q2_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q30_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q31_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q32_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q33_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q34_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q35_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q3_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q4_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q5_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q6_DELAY = 32'sb00000000000000000000000000000100
	C_CTRL_Q7_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q8_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q9_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_REPEAT4_INDEX = 32'sb00000000000000000000000000010001
	C_CTRL_RMW_INDEX = 32'sb00000000000000000000000000000110
	C_CTRL_SKIP_0_INDEX = 32'sb00000000000000000000000000000111
	C_CTRL_SKIP_1_INDEX = 32'sb00000000000000000000000000001001
	C_CTRL_SKIP_2_INDEX = 32'sb00000000000000000000000000001011
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_ECC_ENCODE_PIPELINE = 1'b1
	C_FAMILY = "virtex5"
	C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	C_HIGHADDR_ARB1 = 9'b000011111
	C_HIGHADDR_ARB10 = 9'b010101111
	C_HIGHADDR_ARB11 = 9'b010111111
	C_HIGHADDR_ARB12 = 9'b011001111
	C_HIGHADDR_ARB13 = 9'b011011111
	C_HIGHADDR_ARB14 = 9'b011101111
	C_HIGHADDR_ARB15 = 9'b011111111
	C_HIGHADDR_ARB2 = 9'b000101111
	C_HIGHADDR_ARB3 = 9'b000111111
	C_HIGHADDR_ARB4 = 9'b001001111
	C_HIGHADDR_ARB5 = 9'b001011111
	C_HIGHADDR_ARB6 = 9'b001101111
	C_HIGHADDR_ARB7 = 9'b001111111
	C_HIGHADDR_ARB8 = 9'b010001111
	C_HIGHADDR_ARB9 = 9'b010011111
	C_HIGHADDR_CTRL0 = 12'b000000010111
	C_HIGHADDR_CTRL1 = 12'b000000011111
	C_HIGHADDR_CTRL10 = 12'b000011001001
	C_HIGHADDR_CTRL11 = 12'b000011010101
	C_HIGHADDR_CTRL12 = 12'b000011110011
	C_HIGHADDR_CTRL13 = 12'b000011111111
	C_HIGHADDR_CTRL14 = 12'b000100010000
	C_HIGHADDR_CTRL15 = 12'b000100010010
	C_HIGHADDR_CTRL2 = 12'b000000110111
	C_HIGHADDR_CTRL3 = 12'b000000111111
	C_HIGHADDR_CTRL4 = 12'b000001010111
	C_HIGHADDR_CTRL5 = 12'b000001011111
	C_HIGHADDR_CTRL6 = 12'b000001111001
	C_HIGHADDR_CTRL7 = 12'b000010000001
	C_HIGHADDR_CTRL8 = 12'b000010011111
	C_HIGHADDR_CTRL9 = 12'b000010101011
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000001
	C_INIT0_STALL = 32'sb00000000000000000000000000000000
	C_INIT1_STALL = 32'sb00000000000000000000000000000000
	C_INIT2_STALL = 32'sb00000000000000000000000000000000
	C_IS_DDR = 1'b1
	C_MAX_REQ_ALLOWED = 32'sb00000000000000000000000000000001
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_MEM_CAS_LATENCY = 32'sb00000000000000000000000000000010
	C_MEM_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000001000000
	C_MEM_DDR2_ENABLE = 1'b0
	C_MEM_DM_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_DQS_WIDTH = 32'sb00000000000000000000000000000100
	C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000001000
	C_MEM_ODT_TYPE = 32'sb00000000000000000000000000000000
	C_MEM_REG_DIMM = 32'sb00000000000000000000000000000000
	C_MEM_TYPE = "DDR"
	C_NCK_PER_CLK = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PIPELINE_ADDRACK = 8'b11111111
	C_PI_DATA_WIDTH = 8'b00000001
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000000
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_REFRESH_CNT_MAX = 32'sb00000000000000000000001111001111
	C_REFRESH_CNT_WIDTH = 32'sb00000000000000000000000000001010
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_SKIP_1_VALUE = 15
	C_SKIP_2_VALUE = 15
	C_SKIP_3_VALUE = 15
	C_SKIP_4_VALUE = 15
	C_SKIP_5_VALUE = 15
	C_SKIP_6_VALUE = 15
	C_SKIP_7_VALUE = 15
	C_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	C_USE_INIT_PUSH = 1'b1
	C_USE_MIG_S3_PHY = 1'b0
	C_USE_MIG_V4_PHY = 1'b0
	C_USE_MIG_V5_PHY = 1'b1
	C_USE_MIG_V6_PHY = 1'b0
	C_USE_STATIC_PHY = 32'b00000000000000000000000000000000
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	C_WR_FIFO_MEM_PIPELINE = 1'b1
Module <mpmc_ctrl_path> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM> in unit <mpmc_ctrl_path>.
Analyzing module <mpmc_srl_delay.1> in library <mpmc_v5_04_a>.
	C_DELAY = 32'sb00000000000000000000000000000001
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.1> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.2> in library <mpmc_v5_04_a>.
	C_DELAY = 32'sb00000000000000000000000000000000
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.2> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <port_encoder> in library <mpmc_v5_04_a>.
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PORT_WIDTH = 32'sb00000000000000000000000000000001
Module <port_encoder> is correct for synthesis.
 
Analyzing module <ctrl_path> in library <mpmc_v5_04_a>.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_REPEAT_CNT = 32'sb00000000000000000000000000000000
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_REPEAT_CNT = 32'sb00000000000000000000000000000010
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_REPEAT_CNT = 32'sb00000000000000000000000000000110
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_CTRL0 = 12'b000000000000
	C_BASEADDR_CTRL1 = 12'b000000011000
	C_BASEADDR_CTRL10 = 12'b000010101100
	C_BASEADDR_CTRL11 = 12'b000011001010
	C_BASEADDR_CTRL12 = 12'b000011010110
	C_BASEADDR_CTRL13 = 12'b000011110100
	C_BASEADDR_CTRL14 = 12'b000100000000
	C_BASEADDR_CTRL15 = 12'b000100010001
	C_BASEADDR_CTRL2 = 12'b000000100000
	C_BASEADDR_CTRL3 = 12'b000000111000
	C_BASEADDR_CTRL4 = 12'b000001000000
	C_BASEADDR_CTRL5 = 12'b000001011000
	C_BASEADDR_CTRL6 = 12'b000001100000
	C_BASEADDR_CTRL7 = 12'b000001111010
	C_BASEADDR_CTRL8 = 12'b000010000010
	C_BASEADDR_CTRL9 = 12'b000010100000
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CTRL_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000000010011010
	C_CTRL_BRAM_INIT_01 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_04 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001000011010
	C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000100010101111000000000000000010000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_07 = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000001010011010
	C_CTRL_BRAM_INIT_09 = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000000000111000000000000000000000000000001110000000000000000000000010000011100000000000000000000100100000101010000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_0C = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000100000101111000000000000000001000100000011010
	C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000100010101111000000000000000000000000101011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_0E = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000000000000100000111000000000000000000001001000001010100000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_10 = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000001000001011110000000000000000010001000100110100000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000000000000001010111100000000000000000001000010100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000100010101111000000000000000000000000101011110
	C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000000001111000000000000000000000000001011110000000000000000001000000010010100000000000000000000000000101111000000000000000000000000001011110000000000000000000100000010111110000000000000000000000000101111000000000000000000010000001000110
	C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000001000001110000000000000000000010010000010101000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101000000000000000000000100000001110000000000000000001000000000011000
	C_CTRL_BRAM_INIT_15 = 256'b0000000000000010000001000101111000000000000000000010010001010110000000000000000000010000010111100000000000000000100010100001101000000000000000000000000000011100000000000000000001000000000010000000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000000101111000000000000000000000000001011110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000000000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000010101111000000000000000000010000101000110000000000000001000000001010111100000000000000000001000010100011000000000000000000001000101011110000000000000000000000001010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_18 = 256'b0000000000000000010000000100101000000000000000000000000001011110000000000000000000000000010111100000000000000000001000000101111100000000000000000000000001011110000000000000000000100000010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000001000001110000000000000000000010010000010100000000000000001000000100000111000000000000000000001001000001010000000000000000000001000000011100000000000000000010000000000110000000000000000000000000000001111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000100000101111000000000000000001000101010011010000000000000000000000000000111000000000000000000010000000000100000000000000000000000010000011100000000000000000000100100000101000000000000000000000001000001110000000000000000000010010000010101
	C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000001000101111000000000000000000010010001010110000000000000000000000100010111100000000000000000001001000101011000000000000000000000010001011110000000000000000000100100010101100000000000000010000001000101111000000000000000000010010001010110
	C_CTRL_BRAM_INIT_1C = 256'b0000000000000010000000010101111000000000000000000010000101000110000000000000000000010001010111100000000000000000000000010101111000000000000000000000000001011110000000000000000000000000010111100000000000000000000000000101111000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000000101111000000000000000000010000001011111000000000000000000000000010111100000000000000000001000000100011000000000000000000000000101011110000000000000000000100001010001100000000000000000000000010101111000000000000000000010000101000110
	C_CTRL_BRAM_INIT_1E = 256'b0000000000000010000001000001110000000000000000000010010000010100000000000000000000010000000111000000000000000000100000000001100000000000000000000000000000011110000000000000000000000000010111100000000000000000010000000100101000000000000000000000000001011110
	C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000000001110000000000000000000100000000001000000000000000000000000100000111000000000000000000001001000001010000000000000000000000010000011100000000000000000000100100000101010000000000000000000001000001110000000000000000000010010000010100
	C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000100000000000000000000000000000001110000000000000000000100000000001000
	C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011101000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100
	C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
	C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
	C_CTRL_IS_WRITE_INDEX = 32'sb00000000000000000000000000000001
	C_CTRL_Q0_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q10_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q11_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q12_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q13_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q14_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q15_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q16_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q17_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q18_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q19_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q1_DELAY = 32'sb00000000000000000000000000000001
	C_CTRL_Q20_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q21_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q22_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q23_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q24_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q25_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q26_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q27_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q28_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q29_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q2_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q30_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q31_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q32_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q33_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q34_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q35_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q3_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q4_DELAY = 32'sb00000000000000000000000000000010
	C_CTRL_Q5_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q6_DELAY = 32'sb00000000000000000000000000000100
	C_CTRL_Q7_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q8_DELAY = 32'sb00000000000000000000000000000000
	C_CTRL_Q9_DELAY = 32'sb00000000000000000000000000000000
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_FAMILY = "virtex5"
	C_HIGHADDR_CTRL0 = 12'b000000010111
	C_HIGHADDR_CTRL1 = 12'b000000011111
	C_HIGHADDR_CTRL10 = 12'b000011001001
	C_HIGHADDR_CTRL11 = 12'b000011010101
	C_HIGHADDR_CTRL12 = 12'b000011110011
	C_HIGHADDR_CTRL13 = 12'b000011111111
	C_HIGHADDR_CTRL14 = 12'b000100010000
	C_HIGHADDR_CTRL15 = 12'b000100010010
	C_HIGHADDR_CTRL2 = 12'b000000110111
	C_HIGHADDR_CTRL3 = 12'b000000111111
	C_HIGHADDR_CTRL4 = 12'b000001010111
	C_HIGHADDR_CTRL5 = 12'b000001011111
	C_HIGHADDR_CTRL6 = 12'b000001111001
	C_HIGHADDR_CTRL7 = 12'b000010000001
	C_HIGHADDR_CTRL8 = 12'b000010011111
	C_HIGHADDR_CTRL9 = 12'b000010101011
	C_INCLUDE_ECC_SUPPORT = 1
	C_IS_DDR = 1'b1
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_CTRL_SIGNALS = 32'sb00000000000000000000000000100100
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_SKIP_1_VALUE = 15
	C_SKIP_2_VALUE = 15
	C_SKIP_3_VALUE = 15
	C_SKIP_4_VALUE = 15
	C_SKIP_5_VALUE = 15
	C_SKIP_6_VALUE = 15
	C_SKIP_7_VALUE = 15
	C_USE_FIXED_BASEADDR_CTRL = 32'sb00000000000000000000000000000000
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	P_DLY_WIDTH = 32'sb00000000000000000000000000000101
	ctrl_srl16_addr = 180'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001000010000100001000000000100000000000000000100000000001000010000100000100001
Module <ctrl_path> is correct for synthesis.
 
    Set user-defined property "INIT =  000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_00 =  0000005E0000005E0000005E0000005E0000045E000024560000105E0000809A" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_01 =  0000115E0001015E0000005E0000005E0000005E0000005E0000005E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_02 =  0000001E0000005E0000404A0000005E0000005E0000005F0000005E00002046" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_03 =  0000001C000040080000001C0000001C0000001C000024150000101C00008018" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_04 =  0000005E0000005E0000005E0000005E0000045E000024560000105E0000821A" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_05 =  0000115E0001015E0000005E0000005E0000005E0000005E0000005E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_06 =  0000001E0000005E0000404A0000005E0000005E0000005F0000005E00002046" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_07 =  0000001C000040080000001C0000001C0000001C000024150000101C00008018" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_08 =  0000005E0000005E0000005E0000005E0000045E000024560000105E0000829A" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_09 =  0000115E0000015E0000005E0000005E0000005E0000005E0000005E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0A =  0000001E0000005E0000404A0000005E0000005E0000205F0000005E00002046" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0B =  0000001C000040080000001C0000001C0000041C000024150000101C00008018" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0C =  0000005E0000005E0000045E000024560000045E000024560000105E0000881A" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0D =  0000115E0000015E0000005E0000005E0000005E0000005E0000005E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0E =  0000404A0000005E0000005E0000205F0000005E000020460000015E00002146" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_0F =  0000041C000024140000041C000024150000101C000080180000001E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_10 =  0000045E000024560000045E000024560000105E0000889A0000001C00004008" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_11 =  0000005E0000005E0000005E0000005E0000045E000024560000045E00002456" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_12 =  0000015E000021460000015E000021460000015E000021460000115E0000015E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_13 =  0000001E0000005E0000404A0000005E0000005E0000205F0000005E00002046" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_14 =  0000041C000024150000041C000024140000041C000024140000101C00008018" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_15 =  0002045E000024560000105E00008A1A0000001C000040080000041C00002414" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_16 =  0000005E0000005E0000045E000024560000045E000024560000045E00002456" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_17 =  0000015E000021460002015E000021460000115E0000015E0000005E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_18 =  0000404A0000005E0000005E0000205F0000005E000020460000015E00002146" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_19 =  0000041C000024140002041C000024140000101C000080180000001E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1A =  0000105E00008A9A0000001C000040080000041C000024140000041C00002415" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1B =  0000045E000024560000045E000024560000045E000024560002045E00002456" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1C =  0002015E000021460000115E0000015E0000005E0000005E0000005E0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1D =  0000005E0000205F0000005E000020460000015E000021460000015E00002146" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1E =  0002041C000024140000101C000080180000001E0000005E0000404A0000005E" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_1F =  0000001C000040080000041C000024140000041C000024150000041C00002414" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_20 =  0000001C0000001C0000001C0000001C0000001C000000100000001C00004008" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_21 =  0000001C0000001C0000001C0000001C0000001D0000001C0000001C0000001C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_22 =  000002FC000002FC000002FC000002FC000002FC0000001C0000001C0000001C" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_23 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_24 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_25 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_26 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_27 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_28 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_29 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2A =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2B =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2C =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2D =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2E =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_2F =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_30 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_31 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_32 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_33 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_34 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_35 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_36 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_37 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_38 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_39 =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3A =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3B =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3C =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3D =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3E =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "INIT_3F =  000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "SRVAL =  0000002FC" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <CTRL_BRAM_0> in unit <ctrl_path>.
    Set property "syn_keep = 1" for signal <gen_ctrl_bram_addr_ecc.ctrl_skip_value_tmp>.
Analyzing module <mpmc_srl_delay.6> in library <mpmc_v5_04_a>.
	C_DELAY = 5'b00001
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.6> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.7> in library <mpmc_v5_04_a>.
	C_DELAY = 5'b00010
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.7>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.8> in library <mpmc_v5_04_a>.
	C_DELAY = 5'b00000
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.8> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.9> in library <mpmc_v5_04_a>.
	C_DELAY = 5'b00100
	C_DELAY_TMP = 4'b0010
Module <mpmc_srl_delay.9> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.9>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <arbiter> in library <mpmc_v5_04_a>.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_BRAM_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
	C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
	C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
	C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
	C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORTNUM_FIVE = 3'b101
	C_ARB_PORTNUM_FOUR = 3'b100
	C_ARB_PORTNUM_INIT = 8'b10101010
	C_ARB_PORTNUM_ONE = 3'b001
	C_ARB_PORTNUM_SEVEN = 3'b111
	C_ARB_PORTNUM_SIX = 3'b110
	C_ARB_PORTNUM_THREE = 3'b011
	C_ARB_PORTNUM_TWO = 3'b010
	C_ARB_PORTNUM_ZERO = 3'b000
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_ARB_SEQUENCE_ENCODING_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_BASEADDR_ARB0 = 9'b000000000
	C_BASEADDR_ARB1 = 9'b000010000
	C_BASEADDR_ARB10 = 9'b010100000
	C_BASEADDR_ARB11 = 9'b010110000
	C_BASEADDR_ARB12 = 9'b011000000
	C_BASEADDR_ARB13 = 9'b011010000
	C_BASEADDR_ARB14 = 9'b011100000
	C_BASEADDR_ARB15 = 9'b011110000
	C_BASEADDR_ARB2 = 9'b000100000
	C_BASEADDR_ARB3 = 9'b000110000
	C_BASEADDR_ARB4 = 9'b001000000
	C_BASEADDR_ARB5 = 9'b001010000
	C_BASEADDR_ARB6 = 9'b001100000
	C_BASEADDR_ARB7 = 9'b001110000
	C_BASEADDR_ARB8 = 9'b010000000
	C_BASEADDR_ARB9 = 9'b010010000
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_FAMILY = "virtex5"
	C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
	C_HIGHADDR_ARB1 = 9'b000011111
	C_HIGHADDR_ARB10 = 9'b010101111
	C_HIGHADDR_ARB11 = 9'b010111111
	C_HIGHADDR_ARB12 = 9'b011001111
	C_HIGHADDR_ARB13 = 9'b011011111
	C_HIGHADDR_ARB14 = 9'b011101111
	C_HIGHADDR_ARB15 = 9'b011111111
	C_HIGHADDR_ARB2 = 9'b000101111
	C_HIGHADDR_ARB3 = 9'b000111111
	C_HIGHADDR_ARB4 = 9'b001001111
	C_HIGHADDR_ARB5 = 9'b001011111
	C_HIGHADDR_ARB6 = 9'b001101111
	C_HIGHADDR_ARB7 = 9'b001111111
	C_HIGHADDR_ARB8 = 9'b010001111
	C_HIGHADDR_ARB9 = 9'b010011111
	C_INCLUDE_ECC_SUPPORT = 1
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PIPELINE_ADDRACK = 8'b11111111
	C_PI_DATA_WIDTH = 8'b00000001
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000000
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_USE_INIT_PUSH = 1'b1
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <arbiter> is correct for synthesis.
 
Analyzing module <arb_acknowledge> in library <mpmc_v5_04_a>.
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PIPELINE_ADDRACK = 8'b11111111
	C_REQ_PENDING_CNTR_WIDTH = 32'sb00000000000000000000000000000001
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <arb_acknowledge> is correct for synthesis.
 
Analyzing module <arb_pattern_start> in library <mpmc_v5_04_a>.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_CP_PIPELINE = 1'b1
	C_FAMILY = "virtex5"
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
Module <arb_pattern_start> is correct for synthesis.
 
Analyzing module <arb_which_port> in library <mpmc_v5_04_a>.
	C_ARB0_ALGO = "ROUND_ROBIN"
	C_ARB_PIPELINE = 32'sb00000000000000000000000000000001
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_CP_PIPELINE = 1'b1
	C_FAMILY = "virtex5"
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000000
	C_USE_INIT_PUSH = 1'b1
	P_WHICHPORT_RESET = 32'sb00000000000000000000000000000001
Module <arb_which_port> is correct for synthesis.
 
Analyzing module <arb_req_pending_muxes> in library <mpmc_v5_04_a>.
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
Module <arb_req_pending_muxes> is correct for synthesis.
 
Analyzing module <arb_pattern_type> in library <mpmc_v5_04_a>.
	C_ARB_PATTERN_TYPE_DECODE_WIDTH = 32'sb00000000000000000000000000010000
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_CP_PIPELINE = 1'b1
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_FAMILY = "virtex5"
	C_INCLUDE_ECC_SUPPORT = 1
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
	C_PI_DATA_WIDTH = 8'b00000001
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
Module <arb_pattern_type> is correct for synthesis.
 
Analyzing module <arb_pattern_type_muxes> in library <mpmc_v5_04_a>.
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_NUM_PORTS = 32'sb00000000000000000000000000000001
Module <arb_pattern_type_muxes> is correct for synthesis.
 
Analyzing module <arb_pattern_type_fifo> in library <mpmc_v5_04_a>.
	C_ARB_PATTERN_TYPE_WIDTH = 32'sb00000000000000000000000000000100
	C_B16_READ_SEQ = 32'sb00000000000000000000000000001001
	C_B16_WRITE_SEQ = 32'sb00000000000000000000000000001000
	C_B32_READ_SEQ = 32'sb00000000000000000000000000001011
	C_B32_WRITE_SEQ = 32'sb00000000000000000000000000001010
	C_B64_READ_SEQ = 32'sb00000000000000000000000000001101
	C_B64_WRITE_SEQ = 32'sb00000000000000000000000000001100
	C_CL4_READ_SEQ = 32'sb00000000000000000000000000000101
	C_CL4_WRITE_SEQ = 32'sb00000000000000000000000000000100
	C_CL8_READ_SEQ = 32'sb00000000000000000000000000000111
	C_CL8_WRITE_SEQ = 32'sb00000000000000000000000000000110
	C_DOUBLEWORD_READ_SEQ = 32'sb00000000000000000000000000000011
	C_DOUBLEWORD_WRITE_SEQ = 32'sb00000000000000000000000000000010
	C_INCLUDE_ECC_SUPPORT = 1
	C_MAX_REQ_ALLOWED_INT = 32'sb00000000000000000000000000000001
	C_NOP_SEQ = 32'sb00000000000000000000000000001111
	C_PI_DATA_WIDTH = 1'b1
	C_REFH_SEQ = 32'sb00000000000000000000000000001110
	C_WORD_READ_SEQ = 32'sb00000000000000000000000000000001
	C_WORD_WRITE_SEQ = 32'sb00000000000000000000000000000000
	P_FIFO_ADDR_DEPTH = 32'sb00000000000000000000000000000001
	P_FIFO_DEPTH = 32'sb00000000000000000000000000000010
Module <arb_pattern_type_fifo> is correct for synthesis.
 
Analyzing module <mpmc_ctrl_path_fifo> in library <mpmc_v5_04_a>.
	C_DATA_WIDTH = 32'sb00000000000000000000000000000101
	C_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000000001
	C_FIFO_DEPTH = 32'sb00000000000000000000000000000010
Module <mpmc_ctrl_path_fifo> is correct for synthesis.
 
Analyzing module <mpmc_srl_fifo_nto1_mux> in library <mpmc_v5_04_a>.
	C_DATAOUT_WIDTH = 32'sb00000000000000000000000000000101
	C_RATIO = 32'sb00000000000000000000000000000010
	C_SEL_WIDTH = 32'sb00000000000000000000000000000001
Module <mpmc_srl_fifo_nto1_mux> is correct for synthesis.
 
Analyzing module <mpmc_srl_delay.3> in library <mpmc_v5_04_a>.
	C_DELAY = 32'sb00000000000000000000000000000010
	C_DELAY_TMP = 4'b0000
Module <mpmc_srl_delay.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.3>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.4> in library <mpmc_v5_04_a>.
	C_DELAY = 32'sb00000000000000000000000000001010
	C_DELAY_TMP = 4'b1000
Module <mpmc_srl_delay.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.4>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_srl_delay.5> in library <mpmc_v5_04_a>.
	C_DELAY = 32'sb00000000000000000000000000000011
	C_DELAY_TMP = 4'b0001
Module <mpmc_srl_delay.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay_2plus.SRL16_0> in unit <mpmc_srl_delay.5>.
    Set property "equivalent_register_removal = no" for signal <data_d2>.
Analyzing module <mpmc_data_path> in library <mpmc_v5_04_a>.
	C_ARB_PORT_ENCODING_WIDTH = 32'sb00000000000000000000000000000001
	C_CTRL_DP_WRFIFO_WHICHPORT_REP = 32'b00000000000000000000000000000100
	C_FAMILY = "virtex5"
	C_INCLUDE_ECC_SUPPORT = 32'sb00000000000000000000000000000001
	C_IS_DDR = 1'b1
	C_MEM_DATA_WIDTH = 64
	C_NUM_PORTS = 1
	C_PIX_DATA_WIDTH_MAX = 64
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 8'b00000001
	C_PI_RDFIFO_TYPE = 16'b1111111111111111
	C_PI_WRFIFO_TYPE = 16'b1111111111111111
	C_PORT_FOR_WRITE_TRAINING_PATTERN = 32'sb00000000000000000000000000000000
	C_RDFIFO_MAX_FANOUT = 0
	C_RDFIFO_MEM_PIPELINE = 8'b11111111
	C_RDFIFO_PI_PIPELINE = 8'b11111111
	C_USE_INIT_PUSH = 1'b1
	C_WRFIFO_MEM_PIPELINE = 8'b11111111
	C_WRFIFO_PI_PIPELINE = 8'b11111111
	C_WRFIFO_TML_PIPELINE = 32'sb00000000000000000000000000000001
Module <mpmc_data_path> is correct for synthesis.
 
Analyzing module <mpmc_write_fifo> in library <mpmc_v5_04_a>.
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = 2'b11
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = 1'b1
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b1
	P_DOUBLEWORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_FIFOADDR_MIN_BIT = 32'sb00000000000000000000000000000011
	P_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	P_INPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_INPUT_PIPELINE = 1'b1
	P_OUTPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_OUTPUT_PIPELINE = 1'b1
	P_POP_INC_VALUE = 5'b01000
	P_PUSH_INC_VALUE = 5'b01000
	P_PUSH_LSBS_MAX_BIT = 32'sb00000000000000000000000000000010
	P_PUSH_LSBS_MIN_BIT = 32'sb00000000000000000000000000000011
	P_PUSH_LSBS_NUM_BITS = 32'sb00000000000000000000000000000000
	P_WORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
Module <mpmc_write_fifo> is correct for synthesis.
 
Analyzing module <mpmc_bram_fifo.1> in library <mpmc_v5_04_a>.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "write"
	C_FAMILY = "virtex5"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = 1'b1
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b1
	P_BRAM_TYPE_NOT_SUPPORTED = 32'sb00000000000000000000000000000000
	P_BRAM_TYPE_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_INPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
	P_NUM_BRAMS = 32'sb00000000000000000000000000000010
	P_OUTPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
Module <mpmc_bram_fifo.1> is correct for synthesis.
 
    Set user-defined property "DO_REG =  0" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "EN_ECC_SCRUB =  FALSE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT =  000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "INIT_FILE =  NONE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set user-defined property "SRVAL =  000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.1>.
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
Analyzing module <mpmc_srl_fifo_nto1_ormux.1> in library <mpmc_v5_04_a>.
	C_DATAOUT_WIDTH = 32'b00000000000000000000000000010000
	C_RATIO = 32'sb00000000000000000000000000000001
	C_SEL_WIDTH = 32'sb00000000000000000000000000000001
Module <mpmc_srl_fifo_nto1_ormux.1> is correct for synthesis.
 
Analyzing module <mpmc_srl_fifo_nto1_ormux.2> in library <mpmc_v5_04_a>.
	C_DATAOUT_WIDTH = 32'b00000000000000000000000000000010
	C_RATIO = 32'sb00000000000000000000000000000001
	C_SEL_WIDTH = 32'sb00000000000000000000000000000001
Module <mpmc_srl_fifo_nto1_ormux.2> is correct for synthesis.
 
Analyzing module <mpmc_read_fifo> in library <mpmc_v5_04_a>.
	C_FAMILY = "virtex5"
	C_FIFO_TYPE = 2'b11
	C_IS_DDR = 1'b1
	C_MEM_DATA_WIDTH = 64
	C_MEM_PIPELINE = 1'b1
	C_PI_ADDR_WIDTH = 32
	C_PI_DATA_WIDTH = 64
	C_PI_PIPELINE = 1'b1
	P_DOUBLEWORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_FIFOADDR_MIN_BIT = 32'sb00000000000000000000000000000011
	P_FIFO_ADDR_WIDTH = 32'sb00000000000000000000000000001010
	P_INPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_INPUT_PIPELINE = 1'b1
	P_OUTPUT_DATA_WIDTH = 32'sb00000000000000000000000001000000
	P_OUTPUT_PIPELINE = 1'b1
	P_POP_INC_VALUE = 32'b00000000000000000000000000001000
	P_POP_LSBS_MAX_BIT = 32'sb00000000000000000000000000000010
	P_POP_LSBS_MIN_BIT = 32'sb00000000000000000000000000000011
	P_POP_LSBS_NUM_BITS = 32'sb00000000000000000000000000000001
	P_PUSH_INC_VALUE = 5'b01000
	P_USE_SRL_CTRL_FIFO = 32'sb00000000000000000000000000000000
	P_WORD_XFER_SPECIAL_CASE = 32'sb00000000000000000000000000000000
Module <mpmc_read_fifo> is correct for synthesis.
 
Analyzing module <mpmc_bram_fifo.2> in library <mpmc_v5_04_a>.
	C_ADDR_WIDTH = 10
	C_DIRECTION = "read"
	C_FAMILY = "virtex5"
	C_INPUT_DATA_WIDTH = 64
	C_INPUT_PIPELINE = 1'b1
	C_OUTPUT_DATA_WIDTH = 64
	C_OUTPUT_PIPELINE = 1'b1
	C_USE_INIT_PUSH = 1'b0
	P_BRAM_TYPE_NOT_SUPPORTED = 32'sb00000000000000000000000000000000
	P_BRAM_TYPE_SPECIAL_CASE = 32'sb00000000000000000000000000000000
	P_INPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
	P_NUM_BRAMS = 32'sb00000000000000000000000000000010
	P_OUTPUT_PARITY_WIDTH = 32'sb00000000000000000000000000001000
Module <mpmc_bram_fifo.2> is correct for synthesis.
 
    Set user-defined property "DO_REG =  0" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "EN_ECC_SCRUB =  FALSE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT =  000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "INIT_FILE =  NONE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set user-defined property "SRVAL =  000000000000000000" for instance <gen_brams_normal.gen_v5_RAMB36SDP.bram> in unit <mpmc_bram_fifo.2>.
    Set property "syn_keep = 1" for signal <PopData_r>.
    Set property "syn_keep = 1" for signal <PopParity_r>.
Analyzing generic Entity <plbv46_pim_wrapper> in library <mpmc_v5_04_a> (Architecture <rtl_pim>).
	C_FAMILY = "virtex5"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = 0
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = 536870911
	C_MPMC_PIM_MEM_HAS_BE = 0
	C_MPMC_PIM_OFFSET = 0
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
Entity <plbv46_pim_wrapper> analyzed. Unit <plbv46_pim_wrapper> generated.

Analyzing generic Entity <plbv46_pim> in library <mpmc_v5_04_a> (Architecture <rtl_pim>).
	C_FAMILY = "virtex5"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "00000000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "00011111111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 0
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_RD_FIFO_TYPE = "BRAM"
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_MPMC_PIM_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_PIPE_STAGES = 1
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim.vhd" line 697: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim.vhd" line 1054: Size of operands are different : result is <false>.
Entity <plbv46_pim> analyzed. Unit <plbv46_pim> generated.

Analyzing generic Entity <plbv46_address_decoder> in library <mpmc_v5_04_a> (Architecture <RTL>).
	C_FAMILY = "virtex5"
	C_MPMC_PIM_ADDR_WIDTH = 32
	C_MPMC_PIM_BASEADDR = "00000000000000000000000000000000"
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_PIM_HIGHADDR = "00011111111111111111111111111111"
	C_MPMC_PIM_MEM_HAS_BE = 0
	C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
	C_MPMC_PIM_RDFIFO_LATENCY = 2
	C_MPMC_PIM_RDWDADDR_WIDTH = 4
	C_MPMC_PIM_SDR_DWIDTH = 64
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
INFO:Xst:2679 - Register <burst_16_reg> in unit <plbv46_address_decoder> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <burst_64_reg> in unit <plbv46_address_decoder> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <plbv46_address_decoder> analyzed. Unit <plbv46_address_decoder> generated.

Analyzing Entity <plbv46_sample_cycle> in library <mpmc_v5_04_a> (Architecture <implementation>).
    Set user-defined property "KEEP =  TRUE" for signal <sc2ad_sample_cycle_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sc2ad_sample_cycle_i>.
    Set user-defined property "KEEP =  TRUE" for signal <sc2rd_sample_cycle_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sc2rd_sample_cycle_i>.
    Set user-defined property "KEEP =  TRUE" for signal <sc2wr_sample_cycle_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sc2wr_sample_cycle_i>.
    Set property "MAX_FANOUT = 30" for signal <plb_rst_pipe>.
Entity <plbv46_sample_cycle> analyzed. Unit <plbv46_sample_cycle> generated.

Analyzing generic Entity <plbv46_write_module> in library <mpmc_v5_04_a> (Architecture <implementation>).
	C_MPMC_PIM_DATA_WIDTH = 64
	C_MPMC_WR_FIFO_TYPE = "BRAM"
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_write_module.vhd" line 1583: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_write_module.vhd" line 2145: Size of operands are different : result is <false>.
Entity <plbv46_write_module> analyzed. Unit <plbv46_write_module> generated.

Analyzing generic Entity <plbv46_rd_support> in library <mpmc_v5_04_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_NPI_DWIDTH = 64
	C_PI_RDFIFO_LATENCY = 2
	C_PI_RDWDADDR_WIDTH = 4
	C_PLBV46_PIM_TYPE = "PLB"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 64
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 1
    Set user-defined property "KEEP =  TRUE" for signal <sig_sl_rdack>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sig_sl_rdack>.
    Set user-defined property "KEEP =  TRUE" for signal <sig_sl_rdack_i>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = no" for signal <sig_sl_rdack_i>.
INFO:Xst:2679 - Register <sig_plb_rdwdaddr_reg<0>> in unit <plbv46_rd_support> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_pop_flush_to_slv_reg> in unit <plbv46_rd_support> has a constant value of 000000 during circuit operation. The register is replaced by logic.
Entity <plbv46_rd_support> analyzed. Unit <plbv46_rd_support> generated.

Analyzing generic Entity <plbv46_data_steer_mirror> in library <mpmc_v5_04_a> (Architecture <implementation>).
	C_SMALLEST_MASTER = 128
	C_SPLB_DWIDTH = 128
	C_SPLB_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 10
Entity <plbv46_data_steer_mirror> analyzed. Unit <plbv46_data_steer_mirror> generated.

Analyzing generic Entity <srl_fifo_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 68
	C_FAMILY = "virtex5"
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Unconnected output port 'Underflow' of component 'srl_fifo_rbu_f'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Unconnected output port 'Overflow' of component 'srl_fifo_rbu_f'.
Entity <srl_fifo_f> analyzed. Unit <srl_fifo_f> generated.

Analyzing generic Entity <srl_fifo_rbu_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 68
	C_FAMILY = "virtex5"
Entity <srl_fifo_rbu_f> analyzed. Unit <srl_fifo_rbu_f> generated.

Analyzing generic Entity <cntr_incr_decr_addn_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_SIZE = 5
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I> in unit <cntr_incr_decr_addn_f>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 164: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 171: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 177: Instantiating black box module <FDS>.
    Set user-defined property "INIT =  1" for instance <STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I> in unit <cntr_incr_decr_addn_f>.
Entity <cntr_incr_decr_addn_f> analyzed. Unit <cntr_incr_decr_addn_f> generated.

Analyzing generic Entity <dynshreg_f> in library <proc_common_v3_00_a> (Architecture <behavioral>).
	C_DEPTH = 16
	C_DWIDTH = 68
	C_FAMILY = "virtex5"
Entity <dynshreg_f> analyzed. Unit <dynshreg_f> generated.

Analyzing generic Entity <mpmc_ctrl_if> in library <mpmc_v5_04_a> (Architecture <IMP>).
	C_DEBUG_CTRL_MEM_BASEADDR = 2222989312
	C_DEBUG_CTRL_MEM_HIGHADDR = 2222993407
	C_ECC_NUM_REG = 16
	C_ECC_REG_BASEADDR = 2222981120
	C_ECC_REG_HIGHADDR = 2222981183
	C_FAMILY = "virtex5"
	C_MPMC_STATUS_NUM_REG = 1
	C_MPMC_STATUS_REG_BASEADDR = 2222993408
	C_MPMC_STATUS_REG_HIGHADDR = 2222993411
	C_PM_CTRL_NUM_REG = 32
	C_PM_CTRL_REG_BASEADDR = 2223009792
	C_PM_CTRL_REG_HIGHADDR = 2223009919
	C_PM_DATA_MEM_BASEADDR = 2223013888
	C_PM_DATA_MEM_HIGHADDR = 2223046655
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 128
	C_SPLB_SUPPORT_BURSTS = 0
	C_STATIC_PHY_NUM_REG = 1
	C_STATIC_PHY_REG_BASEADDR = 2222985216
	C_STATIC_PHY_REG_HIGHADDR = 2222985219
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:821 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 268: Loop body will iterate zero times
WARNING:Xst:821 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 268: Loop body will iterate zero times
Entity <mpmc_ctrl_if> analyzed. Unit <mpmc_ctrl_if> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100100000000000000000000000",
	                          "0000000000000000000000000000000010000100100000000000000000111111",
	                          "0000000000000000000000000000000010000100100000000001000000000000",
	                          "0000000000000000000000000000000010000100100000000001000000000011",
	                          "0000000000000000000000000000000010000100100000000010000000000000",
	                          "0000000000000000000000000000000010000100100000000010111111111111",
	                          "0000000000000000000000000000000010000100100000000011000000000000",
	                          "0000000000000000000000000000000010000100100000000011000000000011",
	                          "0000000000000000000000000000000010000100100000000111000000000000",
	                          "0000000000000000000000000000000010000100100000000111000001111111",
	                          "0000000000000000000000000000000010000100100000001000000000000000",
	                          "0000000000000000000000000000000010000100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,0,1,32,0)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
INFO:Xst:1561 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100100000000000000000000000",
	                          "0000000000000000000000000000000010000100100000000000000000111111",
	                          "0000000000000000000000000000000010000100100000000001000000000000",
	                          "0000000000000000000000000000000010000100100000000001000000000011",
	                          "0000000000000000000000000000000010000100100000000010000000000000",
	                          "0000000000000000000000000000000010000100100000000010111111111111",
	                          "0000000000000000000000000000000010000100100000000011000000000000",
	                          "0000000000000000000000000000000010000100100000000011000000000011",
	                          "0000000000000000000000000000000010000100100000000111000000000000",
	                          "0000000000000000000000000000000010000100100000000111000001111111",
	                          "0000000000000000000000000000000010000100100000001000000000000000",
	                          "0000000000000000000000000000000010000100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,0,1,32,0)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000100100000000000000000000000",
	                          "0000000000000000000000000000000010000100100000000000000000111111",
	                          "0000000000000000000000000000000010000100100000000001000000000000",
	                          "0000000000000000000000000000000010000100100000000001000000000011",
	                          "0000000000000000000000000000000010000100100000000010000000000000",
	                          "0000000000000000000000000000000010000100100000000010111111111111",
	                          "0000000000000000000000000000000010000100100000000011000000000000",
	                          "0000000000000000000000000000000010000100100000000011000000000011",
	                          "0000000000000000000000000000000010000100100000000111000000000000",
	                          "0000000000000000000000000000000010000100100000000111000001111111",
	                          "0000000000000000000000000000000010000100100000001000000000000000",
	                          "0000000000000000000000000000000010000100100000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,1,0,1,32,0)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 26
	C_AW = 32
	C_BAR = "10000100100000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <pselect_f.8> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"
Entity <pselect_f.8> analyzed. Unit <pselect_f.8> generated.

Analyzing generic Entity <pselect_f.9> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"
Entity <pselect_f.9> analyzed. Unit <pselect_f.9> generated.

Analyzing generic Entity <pselect_f.10> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"
Entity <pselect_f.10> analyzed. Unit <pselect_f.10> generated.

Analyzing generic Entity <pselect_f.11> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"
Entity <pselect_f.11> analyzed. Unit <pselect_f.11> generated.

Analyzing generic Entity <pselect_f.12> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"
Entity <pselect_f.12> analyzed. Unit <pselect_f.12> generated.

Analyzing generic Entity <pselect_f.13> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"
Entity <pselect_f.13> analyzed. Unit <pselect_f.13> generated.

Analyzing generic Entity <pselect_f.14> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"
Entity <pselect_f.14> analyzed. Unit <pselect_f.14> generated.

Analyzing generic Entity <pselect_f.15> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"
Entity <pselect_f.15> analyzed. Unit <pselect_f.15> generated.

Analyzing generic Entity <pselect_f.16> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"
Entity <pselect_f.16> analyzed. Unit <pselect_f.16> generated.

Analyzing generic Entity <pselect_f.17> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"
Entity <pselect_f.17> analyzed. Unit <pselect_f.17> generated.

Analyzing generic Entity <pselect_f.18> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 30
	C_AW = 32
	C_BAR = "10000100100000000001000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.18> analyzed. Unit <pselect_f.18> generated.

Analyzing generic Entity <pselect_f.19> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 20
	C_AW = 32
	C_BAR = "10000100100000000010000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.19> analyzed. Unit <pselect_f.19> generated.

Analyzing generic Entity <pselect_f.20> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 30
	C_AW = 32
	C_BAR = "10000100100000000011000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.20> analyzed. Unit <pselect_f.20> generated.

Analyzing generic Entity <pselect_f.21> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 25
	C_AW = 32
	C_BAR = "10000100100000000111000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.21> analyzed. Unit <pselect_f.21> generated.

Analyzing generic Entity <pselect_f.22> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00000"
	C_FAMILY = "nofamily"
Entity <pselect_f.22> analyzed. Unit <pselect_f.22> generated.

Analyzing generic Entity <pselect_f.23> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00001"
	C_FAMILY = "nofamily"
Entity <pselect_f.23> analyzed. Unit <pselect_f.23> generated.

Analyzing generic Entity <pselect_f.24> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00010"
	C_FAMILY = "nofamily"
Entity <pselect_f.24> analyzed. Unit <pselect_f.24> generated.

Analyzing generic Entity <pselect_f.25> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00011"
	C_FAMILY = "nofamily"
Entity <pselect_f.25> analyzed. Unit <pselect_f.25> generated.

Analyzing generic Entity <pselect_f.26> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00100"
	C_FAMILY = "nofamily"
Entity <pselect_f.26> analyzed. Unit <pselect_f.26> generated.

Analyzing generic Entity <pselect_f.27> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00101"
	C_FAMILY = "nofamily"
Entity <pselect_f.27> analyzed. Unit <pselect_f.27> generated.

Analyzing generic Entity <pselect_f.28> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00110"
	C_FAMILY = "nofamily"
Entity <pselect_f.28> analyzed. Unit <pselect_f.28> generated.

Analyzing generic Entity <pselect_f.29> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "00111"
	C_FAMILY = "nofamily"
Entity <pselect_f.29> analyzed. Unit <pselect_f.29> generated.

Analyzing generic Entity <pselect_f.30> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01000"
	C_FAMILY = "nofamily"
Entity <pselect_f.30> analyzed. Unit <pselect_f.30> generated.

Analyzing generic Entity <pselect_f.31> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01001"
	C_FAMILY = "nofamily"
Entity <pselect_f.31> analyzed. Unit <pselect_f.31> generated.

Analyzing generic Entity <pselect_f.32> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01010"
	C_FAMILY = "nofamily"
Entity <pselect_f.32> analyzed. Unit <pselect_f.32> generated.

Analyzing generic Entity <pselect_f.33> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01011"
	C_FAMILY = "nofamily"
Entity <pselect_f.33> analyzed. Unit <pselect_f.33> generated.

Analyzing generic Entity <pselect_f.34> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01100"
	C_FAMILY = "nofamily"
Entity <pselect_f.34> analyzed. Unit <pselect_f.34> generated.

Analyzing generic Entity <pselect_f.35> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01101"
	C_FAMILY = "nofamily"
Entity <pselect_f.35> analyzed. Unit <pselect_f.35> generated.

Analyzing generic Entity <pselect_f.36> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01110"
	C_FAMILY = "nofamily"
Entity <pselect_f.36> analyzed. Unit <pselect_f.36> generated.

Analyzing generic Entity <pselect_f.37> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "01111"
	C_FAMILY = "nofamily"
Entity <pselect_f.37> analyzed. Unit <pselect_f.37> generated.

Analyzing generic Entity <pselect_f.38> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10000"
	C_FAMILY = "nofamily"
Entity <pselect_f.38> analyzed. Unit <pselect_f.38> generated.

Analyzing generic Entity <pselect_f.39> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10001"
	C_FAMILY = "nofamily"
Entity <pselect_f.39> analyzed. Unit <pselect_f.39> generated.

Analyzing generic Entity <pselect_f.40> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10010"
	C_FAMILY = "nofamily"
Entity <pselect_f.40> analyzed. Unit <pselect_f.40> generated.

Analyzing generic Entity <pselect_f.41> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10011"
	C_FAMILY = "nofamily"
Entity <pselect_f.41> analyzed. Unit <pselect_f.41> generated.

Analyzing generic Entity <pselect_f.42> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10100"
	C_FAMILY = "nofamily"
Entity <pselect_f.42> analyzed. Unit <pselect_f.42> generated.

Analyzing generic Entity <pselect_f.43> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10101"
	C_FAMILY = "nofamily"
Entity <pselect_f.43> analyzed. Unit <pselect_f.43> generated.

Analyzing generic Entity <pselect_f.44> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10110"
	C_FAMILY = "nofamily"
Entity <pselect_f.44> analyzed. Unit <pselect_f.44> generated.

Analyzing generic Entity <pselect_f.45> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "10111"
	C_FAMILY = "nofamily"
Entity <pselect_f.45> analyzed. Unit <pselect_f.45> generated.

Analyzing generic Entity <pselect_f.46> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11000"
	C_FAMILY = "nofamily"
Entity <pselect_f.46> analyzed. Unit <pselect_f.46> generated.

Analyzing generic Entity <pselect_f.47> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11001"
	C_FAMILY = "nofamily"
Entity <pselect_f.47> analyzed. Unit <pselect_f.47> generated.

Analyzing generic Entity <pselect_f.48> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11010"
	C_FAMILY = "nofamily"
Entity <pselect_f.48> analyzed. Unit <pselect_f.48> generated.

Analyzing generic Entity <pselect_f.49> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11011"
	C_FAMILY = "nofamily"
Entity <pselect_f.49> analyzed. Unit <pselect_f.49> generated.

Analyzing generic Entity <pselect_f.50> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11100"
	C_FAMILY = "nofamily"
Entity <pselect_f.50> analyzed. Unit <pselect_f.50> generated.

Analyzing generic Entity <pselect_f.51> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11101"
	C_FAMILY = "nofamily"
Entity <pselect_f.51> analyzed. Unit <pselect_f.51> generated.

Analyzing generic Entity <pselect_f.52> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11110"
	C_FAMILY = "nofamily"
Entity <pselect_f.52> analyzed. Unit <pselect_f.52> generated.

Analyzing generic Entity <pselect_f.53> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 5
	C_BAR = "11111"
	C_FAMILY = "nofamily"
Entity <pselect_f.53> analyzed. Unit <pselect_f.53> generated.

Analyzing generic Entity <pselect_f.54> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 17
	C_AW = 32
	C_BAR = "10000100100000001000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.54> analyzed. Unit <pselect_f.54> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 6
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 6
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 212: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" line 222: Instantiating black box module <MUXCY>.
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing module <mpmc_ctrl_logic> in library <mpmc_v5_04_a>.
	C_ECC_CE_INDEX = 32'sb00000000000000000000000000010000
	C_ECC_NUM_REG = 32'sb00000000000000000000000000010000
	C_MPMC_STATUS_CE_INDEX = 32'sb00000000000000000000000000010010
	C_MPMC_STATUS_NUM_REG = 32'sb00000000000000000000000000000001
	C_NUM_MEM = 32'sb00000000000000000000000000000110
	C_NUM_REG = 32'sb00000000000000000000000000110010
	C_PM_CTRL_CE_INDEX = 32'sb00000000000000000000000000110010
	C_PM_CTRL_NUM_REG = 32'sb00000000000000000000000000100000
	C_SLV_AWIDTH = 32'sb00000000000000000000000000100000
	C_SLV_DWIDTH = 32'sb00000000000000000000000000100000
	C_STATIC_PHY_CE_INDEX = 32'sb00000000000000000000000000010001
	C_STATIC_PHY_NUM_REG = 32'sb00000000000000000000000000000001
WARNING:Xst:905 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_logic.v" line 235: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ecc_reg_write_sel>, <clk_enable>, <static_phy_reg_write_sel>, <mpmc_status_reg_write_sel>, <pm_ctrl_reg_write_sel>
WARNING:Xst:905 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_logic.v" line 243: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bus2ip_data_i>
Module <mpmc_ctrl_logic> is correct for synthesis.
 
Analyzing module <mpmc_sample_cycle> in library <mpmc_v5_04_a>.
	C_OUTPUT_WIDTH = 32'sb00000000000000000000000000000001
WARNING:Xst:916 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_sample_cycle.v" line 97: Delay is ignored for synthesis.
Module <mpmc_sample_cycle> is correct for synthesis.
 
    Set property "equivalent_register_removal = no" for signal <sample_cycle> in unit <mpmc_sample_cycle>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ECCSR<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSR<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCSEC<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCDEC<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCPEC<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<20>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<21>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<22>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<23>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<24>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<25>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<26>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<27>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<28>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<29>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<30>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DGIE<31>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<20>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<21>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<22>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<23>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<24>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<25>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<26>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<27>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPISR<28>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<20>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<21>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<22>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<23>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<24>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<25>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<26>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<27>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IPIER<28>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<0>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<1>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<2>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<3>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<4>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<5>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<6>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<7>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<8>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<9>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<10>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<11>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<12>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<13>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<14>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<15>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<16>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<17>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<18>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<19>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<20>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<21>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<22>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<23>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<24>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<25>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ECCCR<26>> in unit <mpmc_ecc_control> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <v5_phy_calib_ddr1> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<0>> in unit <v5_phy_calib_ddr1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <v5_phy_calib_ddr1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<2>> in unit <v5_phy_calib_ddr1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Arb_WhichPort> in unit <arb_which_port> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <mpmc_realign_bytes>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_realign_bytes.v".
    Found 10-bit register for signal <data_delay_d1>.
    Found 80-bit register for signal <data_in_d1>.
    Found 2-bit comparator less for signal <gen_data_out[0].delay_compare_1$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[0].delay_compare_2$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[0].delay_compare_3$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[0].delay_compare_4$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[1].delay_compare_0$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[1].delay_compare_2$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[1].delay_compare_3$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[1].delay_compare_4$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[2].delay_compare_0$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[2].delay_compare_1$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[2].delay_compare_3$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[2].delay_compare_4$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[3].delay_compare_0$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[3].delay_compare_1$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[3].delay_compare_2$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[3].delay_compare_4$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[4].delay_compare_0$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[4].delay_compare_1$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[4].delay_compare_2$cmp_lt0000> created at line 122.
    Found 2-bit comparator less for signal <gen_data_out[4].delay_compare_3$cmp_lt0000> created at line 122.
    Found 5-bit register for signal <needs_delay>.
    Found 5-bit register for signal <push_in_d1>.
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred  20 Comparator(s).
Unit <mpmc_realign_bytes> synthesized.


Synthesizing Unit <mpmc_addr_path>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_addr_path.v".
WARNING:Xst:647 - Input <Rst270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPD_AP_Total_Offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_DW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_Burst_Length> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_CL4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_OTF_Addr12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_AP_Col_W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <Swap_DIMM_Offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DIMM_Offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit register for signal <AP_PhyIF_Addr>.
    Found 2-bit register for signal <AP_PhyIF_BankAddr>.
    Found 2-bit adder for signal <$add0001> created at line 432.
    Found 3-bit adder for signal <$add0002> created at line 433.
    Found 4-bit adder for signal <$add0003> created at line 434.
    Found 32-bit register for signal <Addr_Pipeline1>.
    Found 32-bit register for signal <Addr_Reg>.
    Found 2-bit register for signal <AP_PhyIF_CS>.
    Found 32-bit shifter logical right for signal <Bank_Addr$shift0001> created at line 370.
    Found 32-bit shifter logical right for signal <Col_Addr$shift0001> created at line 390.
    Found 13-bit register for signal <Col_Cnt>.
    Found 1-bit adder for signal <Col_Cnt_2$addsub0000> created at line 431.
    Found 32-bit shifter logical right for signal <Rank_Addr$shift0001> created at line 360.
    Found 32-bit shifter logical right for signal <Row_Addr$shift0001> created at line 380.
    Summary:
	inferred  95 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Combinational logic shifter(s).
Unit <mpmc_addr_path> synthesized.


Synthesizing Unit <mpmc_ecc_control>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ecc_control.v".
WARNING:Xst:647 - Input <ECC_Reg_In<1:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <ECCADDR>.
    Found 12-bit register for signal <ECCPEC<20:31>>.
    Found 16-bit register for signal <ECCSR<16:31>>.
    Found 1-bit register for signal <Encode_En>.
    Found 3-bit register for signal <IPISR<29:31>>.
    Found 3-bit register for signal <Force_Error>.
    Found 12-bit register for signal <ECCSEC<20:31>>.
    Found 1-bit register for signal <DGIE<0>>.
    Found 12-bit register for signal <ECCDEC<20:31>>.
    Found 5-bit register for signal <ECCCR<27:31>>.
    Found 3-bit register for signal <IPIER<29:31>>.
    Found 1-bit register for signal <Decode_En>.
    Found 12-bit adder for signal <$add0000> created at line 195.
    Found 12-bit adder for signal <$add0001> created at line 197.
    Found 12-bit adder for signal <$add0002> created at line 207.
    Found 12-bit adder for signal <$add0003> created at line 209.
    Found 12-bit adder for signal <$add0004> created at line 219.
    Found 12-bit adder for signal <$add0005> created at line 221.
    Found 1-bit xor2 for signal <ECCDEC_20$xor0000> created at line 206.
    Found 1-bit xor2 for signal <ECCPEC_20$xor0000> created at line 218.
    Found 1-bit xor2 for signal <ECCSEC_20$xor0000> created at line 194.
    Found 1-bit register for signal <err_flagged>.
    Found 32-bit comparator greatequal for signal <IPISR_29$cmp_ge0000> created at line 244.
    Found 1-bit xor2 for signal <IPISR_29$xor0000> created at line 241.
    Found 32-bit comparator greatequal for signal <IPISR_30$cmp_ge0000> created at line 245.
    Found 1-bit xor2 for signal <IPISR_30$xor0000> created at line 241.
    Found 32-bit comparator greatequal for signal <IPISR_31$cmp_ge0000> created at line 246.
    Found 1-bit xor2 for signal <IPISR_31$xor0000> created at line 241.
    Summary:
	inferred 102 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <mpmc_ecc_control> synthesized.


Synthesizing Unit <mpmc_ecc_encode>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ecc_encode.v".
    Found 32-bit register for signal <double_data_error>.
    Found 1-bit xor20 for signal <enc_chkbits<6>>.
    Found 1-bit xor4 for signal <enc_chkbits<5>>.
    Found 3-bit xor4 for signal <enc_chkbits<4:2>>.
    Found 3-bit xor4 for signal <enc_chkbits<1>>.
    Found 1-bit xor4 for signal <enc_chkbits<0>>.
    Found 1-bit xor5 for signal <enc_chkbits_0$xor0000> created at line 149.
    Found 1-bit xor4 for signal <enc_chkbits_0$xor0001> created at line 149.
    Found 1-bit xor2 for signal <enc_chkbits_0$xor0002> created at line 149.
    Found 1-bit xor2 for signal <enc_chkbits_0$xor0003> created at line 149.
    Found 1-bit xor2 for signal <enc_chkbits_0$xor0004> created at line 149.
    Found 1-bit xor4 for signal <enc_chkbits_1$xor0000> created at line 150.
    Found 1-bit xor2 for signal <enc_chkbits_1$xor0001> created at line 150.
    Found 1-bit xor2 for signal <enc_chkbits_1$xor0002> created at line 150.
    Found 1-bit xor4 for signal <enc_chkbits_2$xor0000> created at line 151.
    Found 1-bit xor2 for signal <enc_chkbits_2$xor0001> created at line 151.
    Found 1-bit xor2 for signal <enc_chkbits_2$xor0002> created at line 151.
    Found 1-bit xor4 for signal <enc_chkbits_3$xor0000> created at line 152.
    Found 1-bit xor3 for signal <enc_chkbits_3$xor0001> created at line 152.
    Found 1-bit xor6 for signal <enc_chkbits_4$xor0000> created at line 153.
    Found 1-bit xor3 for signal <enc_chkbits_5$xor0000> created at line 154.
    Found 1-bit xor4 for signal <enc_chkbits_6$xor0000> created at line 155.
    Found 1-bit xor2 for signal <enc_chkbits_6$xor0001> created at line 155.
    Found 1-bit xor2 for signal <enc_chkbits_6$xor0002> created at line 155.
    Found 7-bit register for signal <enc_chkbits_i>.
    Found 32-bit register for signal <encin_reg>.
    Found 32-bit register for signal <encin_reg_i>.
    Found 32-bit register for signal <encout_i>.
    Found 32-bit xor2 for signal <encout_i$xor0000> created at line 240.
    Found 32-bit xor2 for signal <encout_i$xor0001> created at line 246.
    Found 3-bit register for signal <force_error_reg>.
    Found 3-bit register for signal <force_error_reg_i>.
    Found 8-bit register for signal <parity_out_i>.
    Found 8-bit xor2 for signal <parity_out_i$xor0000> created at line 253.
    Found 1-bit register for signal <shift_ce_i>.
    Found 1-bit register for signal <shift_ce_reg>.
    Found 32-bit register for signal <single_data_error>.
    Found 7-bit register for signal <single_parity_error>.
    Summary:
	inferred 190 D-type flip-flop(s).
	inferred  16 Xor(s).
Unit <mpmc_ecc_encode> synthesized.


Synthesizing Unit <mpmc_ecc_decode>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ecc_decode.v".
WARNING:Xst:647 - Input <Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mask<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 128x64-bit ROM for signal <mask>.
    Found 3-bit register for signal <Error>.
    Found 32-bit register for signal <Dec_Out>.
    Found 8-bit register for signal <Syndrome>.
    Found 32-bit xor2 for signal <Dec_Out$xor0000> created at line 212.
    Found 32-bit register for signal <decin_reg>.
    Found 32-bit register for signal <decin_reg_i>.
    Found 7-bit register for signal <parity_in_reg>.
    Found 1-bit xor20 for signal <syndrome_chk<6>>.
    Found 1-bit xor4 for signal <syndrome_chk<5>>.
    Found 3-bit xor4 for signal <syndrome_chk<4:2>>.
    Found 3-bit xor4 for signal <syndrome_chk<1>>.
    Found 1-bit xor4 for signal <syndrome_chk<0>>.
    Found 1-bit xor5 for signal <syndrome_chk_0$xor0000> created at line 118.
    Found 1-bit xor4 for signal <syndrome_chk_0$xor0001> created at line 118.
    Found 1-bit xor2 for signal <syndrome_chk_0$xor0002> created at line 118.
    Found 1-bit xor2 for signal <syndrome_chk_0$xor0003> created at line 118.
    Found 1-bit xor2 for signal <syndrome_chk_0$xor0004> created at line 118.
    Found 1-bit xor4 for signal <syndrome_chk_1$xor0000> created at line 119.
    Found 1-bit xor2 for signal <syndrome_chk_1$xor0001> created at line 119.
    Found 1-bit xor2 for signal <syndrome_chk_1$xor0002> created at line 119.
    Found 1-bit xor4 for signal <syndrome_chk_2$xor0000> created at line 120.
    Found 1-bit xor2 for signal <syndrome_chk_2$xor0001> created at line 120.
    Found 1-bit xor2 for signal <syndrome_chk_2$xor0002> created at line 120.
    Found 1-bit xor4 for signal <syndrome_chk_3$xor0000> created at line 121.
    Found 1-bit xor3 for signal <syndrome_chk_3$xor0001> created at line 121.
    Found 1-bit xor6 for signal <syndrome_chk_4$xor0000> created at line 122.
    Found 1-bit xor3 for signal <syndrome_chk_5$xor0000> created at line 123.
    Found 1-bit xor4 for signal <syndrome_chk_6$xor0000> created at line 124.
    Found 1-bit xor2 for signal <syndrome_chk_6$xor0001> created at line 124.
    Found 1-bit xor2 for signal <syndrome_chk_6$xor0002> created at line 124.
    Found 8-bit register for signal <syndrome_i>.
    Found 1-bit xor2 for signal <syndrome_p1$xor0000> created at line 105.
    Found 1-bit xor2 for signal <syndrome_p1$xor0001> created at line 105.
    Found 1-bit xor2 for signal <syndrome_p1$xor0002> created at line 105.
    Found 1-bit xor2 for signal <syndrome_p1$xor0003> created at line 105.
    Found 1-bit xor2 for signal <syndrome_p1$xor0004> created at line 105.
    Found 1-bit xor2 for signal <syndrome_p1$xor0005> created at line 105.
    Found 1-bit xor2 for signal <syndrome_p1$xor0006> created at line 105.
    Found 7-bit register for signal <syndrome_single>.
    Summary:
	inferred   1 ROM(s).
	inferred 129 D-type flip-flop(s).
	inferred  16 Xor(s).
Unit <mpmc_ecc_decode> synthesized.


Synthesizing Unit <v5_phy_write_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_write_ddr1.v".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dq_oe_270>.
    Found 1-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dq_oe_n_90_r2>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_oe_n_180_r2>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_n_180_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <wdf_rden_0_r1<0>>.
    Found 4-bit register for signal <wr_stages<4:1>>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <v5_phy_write_ddr1> synthesized.


Synthesizing Unit <v5_phy_init_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_init_ddr1.v".
WARNING:Xst:646 - Signal <load_mode_reg<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<13>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<4>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<9>> equivalent to <ddr_addr_r<7>> has been removed
INFO:Xst:1799 - State 01001 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 10011 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 77                                             |
    | Inputs             | 29                                             |
    | Outputs            | 28                                             |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | rst0                      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r2>.
    Using one-hot encoding for signal <init_state_r1>.
    Found 12x64-bit ROM for signal <init_data_r$mux0000> created at line 560.
    Found 4-bit register for signal <calib_start>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <phy_init_done>.
    Found 2-bit up counter for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit up counter for signal <chip_cnt_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 6-bit up counter for signal <cnt_cmd_r>.
    Found 5-bit up counter for signal <cnt_rd_r>.
    Found 2-bit register for signal <ddr_addr_r<11:10>>.
    Found 2-bit register for signal <ddr_addr_r<8:7>>.
    Found 1-bit register for signal <ddr_addr_r<5>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 14-bit register for signal <ddr_addr_r1>.
    Found 14-bit register for signal <ddr_addr_r1a>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 2-bit register for signal <ddr_ba_r1>.
    Found 2-bit register for signal <ddr_ba_r1a>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cas_n_r1>.
    Found 1-bit register for signal <ddr_cas_n_r1a>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 2-bit register for signal <ddr_cs_n_r>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_ras_n_r1>.
    Found 1-bit register for signal <ddr_ras_n_r1a>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <ddr_we_n_r1>.
    Found 1-bit register for signal <ddr_we_n_r1a>.
    Found 1-bit register for signal <done_200us_r>.
    Found 1-bit register for signal <gen_ctrl_out_ecc.cal_write_d1>.
    Found 1-bit register for signal <gen_ctrl_out_ecc.cal_write_d2>.
    Found 4-bit register for signal <init_cnt_r>.
    Found 4-bit adder for signal <init_cnt_r$addsub0000> created at line 624.
    Found 64-bit register for signal <init_data_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 650.
    Found 27-bit register for signal <init_state_r1>.
    Found 27-bit register for signal <init_state_r2>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <init_wr_done_r>.
    Found 1-bit register for signal <init_wren_r>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   8 Counter(s).
	inferred 264 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <v5_phy_init_ddr1> synthesized.


Synthesizing Unit <v5_phy_calib_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_calib_ddr1.v".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_calib_rden_dly_value> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_calib_gate_dly_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_calib_rden_dly_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_calib_gate_dly_value> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cal2_edge_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <dlyrst_dqs> equivalent to <dlyrst_dq> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal4_state> of Case statement line 1785 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal4_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal2_state> of Case statement line 1244 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal2_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 16                                             |
    | Clock              | clk90                     (rising_edge)        |
    | Reset              | rst90                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | clk90                     (rising_edge)        |
    | Reset              | rst90                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 30                                             |
    | Inputs             | 18                                             |
    | Outputs            | 11                                             |
    | Clock              | clk90                     (rising_edge)        |
    | Reset              | rst90                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <calib_rden>.
    Found 5-bit register for signal <dlyinc_dqs>.
    Found 5-bit register for signal <dlyce_dqs>.
    Found 1-bit register for signal <calib_ref_req_0>.
    Found 4-bit register for signal <calib_done_0>.
    Found 5-bit register for signal <dlyinc_gate>.
    Found 1-bit register for signal <dlyrst_dq>.
    Found 5-bit register for signal <dlyce_gate>.
    Found 40-bit register for signal <dlyinc_dq>.
    Found 5-bit register for signal <dlyrst_gate>.
    Found 5-bit register for signal <en_dqs>.
    Found 4-bit register for signal <calib_err_0>.
    Found 40-bit register for signal <dlyce_dq>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 1161.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 1162.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0002> created at line 1461.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0003> created at line 1461.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0004> created at line 1461.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0005> created at line 1461.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0006> created at line 1691.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0007> created at line 1691.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0008> created at line 1691.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0009> created at line 1691.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$sub0000> created at line 1016.
    Found 1-bit 40-to-1 multiplexer for signal <cal1_data_chk$varindex0000> created at line 772.
    Found 1-bit 40-to-1 multiplexer for signal <cal1_data_chk$varindex0001> created at line 772.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 2-bit comparator not equal for signal <cal1_detect_edge$cmp_ne0000> created at line 788.
    Found 2-bit comparator equal for signal <cal1_detect_stable$cmp_eq0000> created at line 793.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 937.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 961.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator less for signal <cal1_idel_max_tap_we$cmp_lt0000> created at line 901.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit comparator lessequal for signal <cal1_low_freq_idel_dec$cmp_le0000> created at line 883.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec_raw>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec_raw$addsub0000> created at line 878.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_dec_bit_time>.
    Found 6-bit comparator greater for signal <cal2_dec_bit_time$cmp_gt0000> created at line 1213.
    Found 1-bit register for signal <cal2_dec_zero>.
    Found 6-bit comparator less for signal <cal2_dec_zero$cmp_lt0000> created at line 1217.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1168.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1168.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1168.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 1-bit register for signal <cal2_found_edge>.
    Found 6-bit register for signal <cal2_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_adj_cnt$addsub0000> created at line 1339.
    Found 1-bit register for signal <cal2_idel_adj_inc>.
    Found 6-bit updown counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1151.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 8-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1188.
    Found 8-bit subtractor for signal <cal2_idel_tap_limit_hit$sub0000> created at line 1188.
    Found 1-bit register for signal <cal2_inc_bit_time>.
    Found 6-bit comparator greater for signal <cal2_inc_bit_time$cmp_gt0000> created at line 1215.
    Found 1-bit register for signal <cal2_rd_data_fall_last>.
    Found 1-bit register for signal <cal2_rd_data_fall_r>.
    Found 1-bit register for signal <cal2_rd_data_last_valid>.
    Found 1-bit register for signal <cal2_rd_data_rise_last>.
    Found 1-bit register for signal <cal2_rd_data_rise_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 6-bit register for signal <cal2_tap_limit_delta>.
    Found 6-bit subtractor for signal <cal2_tap_limit_delta$sub0000> created at line 1211.
    Found 1-bit register for signal <cal2_toggle>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_en>.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 1922.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 1-bit register for signal <cal4_new_window>.
    Found 1-bit register for signal <cal4_rd_match>.
    Found 1-bit register for signal <cal4_rd_match_valid>.
    Found 4-bit down counter for signal <cal4_rden_pipe_cnt>.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 4-bit register for signal <calib_done>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 1-bit register for signal <calib_err<3>>.
    Found 7-bit register for signal <calib_rden_mux_r>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <calib_ref_done_270>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 4-bit register for signal <calib_start>.
    Found 4-bit register for signal <calib_start_270>.
    Found 6-bit register for signal <count_dq>.
    Found 3-bit register for signal <count_dqs>.
    Found 3-bit register for signal <count_gate>.
    Found 1-bit register for signal <ctrl_rden_270>.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 10-bit register for signal <gate_dly>.
    Found 4-bit up counter for signal <idel_set_cnt>.
    Found 6-bit register for signal <next_count_dq>.
    Found 6-bit adder for signal <next_count_dq$add0000> created at line 1076.
    Found 3-bit register for signal <next_count_dqs>.
    Found 3-bit adder for signal <next_count_dqs$add0000> created at line 1336.
    Found 3-bit register for signal <next_count_gate>.
    Found 3-bit adder for signal <next_count_gate$add0000> created at line 1920.
    Found 1-bit register for signal <phy_init_done>.
    Found 1-bit register for signal <phy_init_done_270>.
    Found 1-bit register for signal <phy_init_rden_270>.
    Found 10-bit register for signal <rd_data_fall_chk_r1>.
    Found 10-bit register for signal <rd_data_fall_chk_r2>.
    Found 40-bit register for signal <rd_data_fall_r>.
    Found 10-bit register for signal <rd_data_rise_chk_r1>.
    Found 10-bit register for signal <rd_data_rise_chk_r2>.
    Found 40-bit register for signal <rd_data_rise_r>.
    Found 3-bit register for signal <rden_cnt>.
    Found 3-bit adder for signal <rden_cnt$share0000> created at line 1483.
    Found 10-bit register for signal <rden_dly>.
    Found 4-bit register for signal <rden_r<4:1>>.
    Found 11-bit register for signal <rden_stages_r<11:1>>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  57 Counter(s).
	inferred 444 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <v5_phy_calib_ddr1> synthesized.


Synthesizing Unit <mpmc_srl_delay_1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_1> synthesized.


Synthesizing Unit <mpmc_srl_delay_2>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mpmc_srl_delay_2> synthesized.


Synthesizing Unit <port_encoder>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/port_encoder.v".
WARNING:Xst:647 - Input <Port<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <port_encoder> synthesized.


Synthesizing Unit <mpmc_srl_delay_6>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_6> synthesized.


Synthesizing Unit <mpmc_srl_delay_8>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mpmc_srl_delay_8> synthesized.


Synthesizing Unit <arb_acknowledge>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_acknowledge.v".
    Found 1-bit register for signal <PI_ReqPending<0>>.
    Found 1-bit register for signal <pi_addrack_i2<0>>.
    Found 2-bit comparator less for signal <pi_reqallowed<0>>.
    Found T flip-flop for signal <pi_reqpending_cnt<0>>.
    Found 1-bit register for signal <pi_reqpending_i<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <arb_acknowledge> synthesized.


Synthesizing Unit <arb_pattern_start>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_start.v".
WARNING:Xst:647 - Input <Arb_PortNum<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Arb_PatternStart>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Found 1-bit register for signal <ctrl_refresh_i1>.
    Found 1-bit register for signal <ctrl_refresh_i2>.
    Found 1-bit register for signal <inst_fixed_arb_algo.pi_arbpatternstart_i1_tmp>.
    Found 1-bit register for signal <pi_arbpatternstart_i2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_pattern_start> synthesized.


Synthesizing Unit <arb_req_pending_muxes>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_req_pending_muxes.v".
Unit <arb_req_pending_muxes> synthesized.


Synthesizing Unit <arb_pattern_type_muxes>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_type_muxes.v".
WARNING:Xst:647 - Input <Arb_WhichPort<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PI_ArbPatternType_I_i<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <arb_pattern_type_muxes> synthesized.


Synthesizing Unit <mpmc_srl_fifo_nto1_mux>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v".
Unit <mpmc_srl_fifo_nto1_mux> synthesized.


Synthesizing Unit <mpmc_srl_fifo_nto1_ormux_1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v".
WARNING:Xst:647 - Input <Sel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_srl_fifo_nto1_ormux_1> synthesized.


Synthesizing Unit <mpmc_srl_fifo_nto1_ormux_2>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v".
WARNING:Xst:647 - Input <Sel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mpmc_srl_fifo_nto1_ormux_2> synthesized.


Synthesizing Unit <plbv46_write_module>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_write_module.vhd".
WARNING:Xst:647 - Input <Sync_Mpmc_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AD2Wr_MID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<64:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI2Wr_WrFIFO_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrfifo_empty_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr2pi_wrfifo_push_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr2pi_wrfifo_push_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr2pi_wrfifo_be_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wait_for_sync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_addr<0:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <single_cycle_dly> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_cmd_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ld_fast_cnt_dly> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ld_fast_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cache_cycle_dly> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_cycle_dly> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ad2Wr_New_Cmd_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wr2ad_block_infifo_i_dly> equivalent to <Wr2Ad_Block_InFIFO> has been removed
    Found finite state machine <FSM_4> for signal <wr_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | SPLB_Clk                  (rising_edge)        |
    | Reset              | Sync_Plb_Rst              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 64-bit register for signal <Wr2PI_WrFIFO_Data>.
    Found 1-bit register for signal <Wr2Ad_Block_InFIFO>.
    Found 1-bit register for signal <Wr2Ad_Wr_Cmplt>.
    Found 1-bit register for signal <Wr2PI_WrFIFO_Push>.
    Found 8-bit register for signal <Wr2PI_WrFIFO_BE>.
    Found 6-bit down counter for signal <blk_count>.
    Found 6-bit down counter for signal <blk_count_fst>.
    Found 1-bit register for signal <burst_s_h>.
    Found 1-bit register for signal <cache_s_h>.
    Found 1-bit register for signal <end_padding_reg>.
    Found 4-bit register for signal <lwr_byteln_be>.
    Found 32-bit register for signal <lwr_byteln_data>.
    Found 1-bit register for signal <new_cmd_d1>.
    Found 4-bit down counter for signal <pad_count>.
    Found 4-bit down counter for signal <pad_count_fst>.
    Found 1-bit register for signal <plb_busy_i>.
    Found 1-bit register for signal <single_s_h>.
    Found 1-bit register for signal <sl_wrbterm_reg>.
    Found 1-bit register for signal <sl_wrcomp_reg>.
    Found 1-bit register for signal <sl_wrdack_reg>.
    Found 32-bit register for signal <strt_addr_s_h>.
    Found 1-bit register for signal <strt_padding_reg>.
    Found 8-bit down counter for signal <ttl_word_count>.
    Found 1-bit register for signal <unaligned_end_dly>.
    Found 8-bit adder for signal <word_count$share0000> created at line 768.
    Found 8-bit register for signal <wr2pi_wrfifo_be_dly>.
    Found 1-bit register for signal <wr2pi_wrfifo_push_dly>.
    Found 2-bit register for signal <xfer_width_s_h>.
    Found 8-bit register for signal <xfer_wrdcnt_s_h>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred 173 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <plbv46_write_module> synthesized.


Synthesizing Unit <plbv46_sample_cycle>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_sample_cycle.vhd".
    Found 5-bit comparator equal for signal <clear_count_p1$cmp_eq0000> created at line 287.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 5-bit up counter for signal <count>.
    Found 2-bit register for signal <mpmc_rst_pipe>.
    Found 5-bit up counter for signal <new_count>.
    Found 2-bit register for signal <plb_rst_pipe>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit subtractor for signal <ratio_minus1$sub0000> created at line 283.
    Found 1-bit register for signal <sc2ad_sample_cycle_i>.
    Found 5-bit comparator equal for signal <sc2ad_sample_cycle_i$cmp_eq0000> created at line 342.
    Found 5-bit comparator equal for signal <sc2ad_sample_cycle_i$cmp_eq0001> created at line 342.
    Found 1-bit register for signal <sc2rd_sample_cycle_i>.
    Found 1-bit register for signal <sc2wr_sample_cycle_i>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 1-bit register for signal <sync_rst_i>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <plbv46_sample_cycle> synthesized.


Synthesizing Unit <plbv46_data_steer_mirror>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_data_steer_mirror.vhd".
WARNING:Xst:647 - Input <Steer_Addr_In<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Steer_Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_dwrd_wrd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_dwrd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_out_i<64:127>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_data_steer_mirror> synthesized.


Synthesizing Unit <dynshreg_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
    Found 68-bit 16-to-1 multiplexer for signal <Dout>.
    Found 1088-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 1088 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred  68 Multiplexer(s).
Unit <dynshreg_f> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<26:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_7> synthesized.


Synthesizing Unit <pselect_f_8>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_8> synthesized.


Synthesizing Unit <pselect_f_9>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_9> synthesized.


Synthesizing Unit <pselect_f_10>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_10> synthesized.


Synthesizing Unit <pselect_f_11>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_11> synthesized.


Synthesizing Unit <pselect_f_12>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_12> synthesized.


Synthesizing Unit <pselect_f_13>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_13> synthesized.


Synthesizing Unit <pselect_f_14>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_14> synthesized.


Synthesizing Unit <pselect_f_15>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_15> synthesized.


Synthesizing Unit <pselect_f_16>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_16> synthesized.


Synthesizing Unit <pselect_f_17>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_17> synthesized.


Synthesizing Unit <pselect_f_18>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_18> synthesized.


Synthesizing Unit <pselect_f_19>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<20:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_19> synthesized.


Synthesizing Unit <pselect_f_20>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_20> synthesized.


Synthesizing Unit <pselect_f_21>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<25:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_21> synthesized.


Synthesizing Unit <pselect_f_22>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_22> synthesized.


Synthesizing Unit <pselect_f_23>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_23> synthesized.


Synthesizing Unit <pselect_f_24>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_24> synthesized.


Synthesizing Unit <pselect_f_25>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_25> synthesized.


Synthesizing Unit <pselect_f_26>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_26> synthesized.


Synthesizing Unit <pselect_f_27>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_27> synthesized.


Synthesizing Unit <pselect_f_28>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_28> synthesized.


Synthesizing Unit <pselect_f_29>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_29> synthesized.


Synthesizing Unit <pselect_f_30>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_30> synthesized.


Synthesizing Unit <pselect_f_31>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_31> synthesized.


Synthesizing Unit <pselect_f_32>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_32> synthesized.


Synthesizing Unit <pselect_f_33>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_33> synthesized.


Synthesizing Unit <pselect_f_34>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_34> synthesized.


Synthesizing Unit <pselect_f_35>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_35> synthesized.


Synthesizing Unit <pselect_f_36>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_36> synthesized.


Synthesizing Unit <pselect_f_37>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_37> synthesized.


Synthesizing Unit <pselect_f_38>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_38> synthesized.


Synthesizing Unit <pselect_f_39>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_39> synthesized.


Synthesizing Unit <pselect_f_40>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_40> synthesized.


Synthesizing Unit <pselect_f_41>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_41> synthesized.


Synthesizing Unit <pselect_f_42>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_42> synthesized.


Synthesizing Unit <pselect_f_43>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_43> synthesized.


Synthesizing Unit <pselect_f_44>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_44> synthesized.


Synthesizing Unit <pselect_f_45>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_45> synthesized.


Synthesizing Unit <pselect_f_46>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_46> synthesized.


Synthesizing Unit <pselect_f_47>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_47> synthesized.


Synthesizing Unit <pselect_f_48>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_48> synthesized.


Synthesizing Unit <pselect_f_49>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_49> synthesized.


Synthesizing Unit <pselect_f_50>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_50> synthesized.


Synthesizing Unit <pselect_f_51>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_51> synthesized.


Synthesizing Unit <pselect_f_52>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_52> synthesized.


Synthesizing Unit <pselect_f_53>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_53> synthesized.


Synthesizing Unit <pselect_f_54>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<17:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_54> synthesized.


Synthesizing Unit <mpmc_sample_cycle>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_sample_cycle.v".
    Found 1-bit register for signal <sample_cycle<0>>.
    Found 5-bit comparator equal for signal <clear_count_p1>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 5-bit up counter for signal <count>.
    Found 5-bit up counter for signal <new_count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit subtractor for signal <ratio_minus1$sub0000> created at line 118.
    Found 5-bit comparator equal for signal <sample_cycle_0$cmp_eq0000> created at line 140.
    Found 5-bit comparator equal for signal <sample_cycle_0$cmp_eq0001> created at line 140.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Summary:
	inferred   2 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <mpmc_sample_cycle> synthesized.


Synthesizing Unit <bram_fifo_32bit>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/bram_fifo_32bit.v".
WARNING:Xst:647 - Input <Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bram_fifo_32bit> synthesized.


Synthesizing Unit <v5_phy_ctl_io_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_ctl_io_ddr1.v".
WARNING:Xst:647 - Input <odt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr_odt> is never assigned. Tied to value 0.
Unit <v5_phy_ctl_io_ddr1> synthesized.


Synthesizing Unit <v5_phy_dm_iob_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dm_iob_ddr1.v".
Unit <v5_phy_dm_iob_ddr1> synthesized.


Synthesizing Unit <v5_phy_dqs_iob_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v".
WARNING:Xst:2563 - Inout <ddr_dqs_n> is never assigned. Tied to value Z.
    Found 1-bit tristate buffer for signal <ddr_dqs_n>.
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <v5_phy_dqs_iob_ddr1> synthesized.


Synthesizing Unit <v5_phy_dq_iob_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_dq_iob_ddr1.v".
Unit <v5_phy_dq_iob_ddr1> synthesized.


Synthesizing Unit <mpmc_srl_delay_3>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_3> synthesized.


Synthesizing Unit <mpmc_srl_delay_4>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_4> synthesized.


Synthesizing Unit <mpmc_srl_delay_5>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_5> synthesized.


Synthesizing Unit <mpmc_srl_delay_7>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_7> synthesized.


Synthesizing Unit <mpmc_srl_delay_9>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_srl_delay.v".
WARNING:Xst:1780 - Signal <data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <data_d2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_srl_delay_9> synthesized.


Synthesizing Unit <arb_which_port>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_which_port.v".
WARNING:Xst:647 - Input <Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <arb_whichport_rst<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arb_whichport_i1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arb_whichport_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Arb_WhichPort_Decode<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <arb_which_port> synthesized.


Synthesizing Unit <mpmc_ctrl_path_fifo>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_path_fifo.v".
    Found 10-bit register for signal <fifo_reg>.
    Found T flip-flop for signal <popaddr<0>>.
    Found T flip-flop for signal <pushaddr<0>>.
    Summary:
	inferred   2 T-type flip-flop(s).
	inferred  10 D-type flip-flop(s).
Unit <mpmc_ctrl_path_fifo> synthesized.


Synthesizing Unit <mpmc_bram_fifo_1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_bram_fifo.v".
WARNING:Xst:647 - Input <PopAddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PushAddr_tmp<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PushAddr_tmp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PushAddr_r<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PopAddr_tmp<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PopAddr_tmp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <PopParity>.
    Found 64-bit register for signal <PopData>.
    Found 1-bit register for signal <gen_output_pipeline.gen_write.Pop_d1>.
    Found 64-bit register for signal <InitData_r>.
    Found 1-bit register for signal <InitPush_r>.
    Found 1-bit register for signal <Push_r>.
    Found 10-bit register for signal <PushAddr_r>.
    Found 64-bit register for signal <PushData_r>.
    Found 8-bit register for signal <PushParity_r>.
    Summary:
	inferred 221 D-type flip-flop(s).
Unit <mpmc_bram_fifo_1> synthesized.


Synthesizing Unit <mpmc_bram_fifo_2>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_bram_fifo.v".
WARNING:Xst:647 - Input <InitPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PopAddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <PushAddr_tmp<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PushAddr_tmp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PushAddr_r<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PopAddr_tmp<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PopAddr_tmp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitPush_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_reorder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InitData_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <PopParity>.
    Found 64-bit register for signal <PopData>.
    Found 1-bit register for signal <Push_r>.
    Found 10-bit register for signal <PushAddr_r>.
    Found 64-bit register for signal <PushData_r>.
    Found 8-bit register for signal <PushParity_r>.
    Summary:
	inferred 155 D-type flip-flop(s).
Unit <mpmc_bram_fifo_2> synthesized.


Synthesizing Unit <plbv46_address_decoder>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_address_decoder.vhd".
WARNING:Xst:647 - Input <Wr2ad_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2Ad_Rd_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Pi2ad_wrFifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Splb_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2ad_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_wdcnt<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sl_addrack_reg3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cross_bndry_bits<2:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_wrp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Pi2ad_AddrAck_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <burst_tb0> equivalent to <burst_reg> has been removed
    Found finite state machine <FSM_5> for signal <addr_cs>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 77                                             |
    | Inputs             | 32                                             |
    | Outputs            | 15                                             |
    | Clock              | Splb_Clk                  (rising_edge)        |
    | Reset              | plb_rst                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x3-bit ROM for signal <cross_bndry_bits_0_1$rom0000>.
    Found 2-bit register for signal <Sl_SSize>.
    Found 2-bit register for signal <ad2rd_xfer_width_i>.
    Found 8-bit register for signal <ad2wr_wrbe_i>.
    Found 2-bit register for signal <ad2wr_xfer_width_i>.
    Found 3-bit comparator equal for signal <addr_cs$cmp_eq0000> created at line 3081.
    Found 3-bit comparator equal for signal <addr_cs$cmp_eq0001> created at line 3226.
    Found 3-bit comparator equal for signal <addr_cs$cmp_eq0002> created at line 3226.
    Found 3-bit comparator equal for signal <addr_cs$cmp_eq0003> created at line 3252.
    Found 3-bit comparator greater for signal <addr_cs$cmp_gt0000> created at line 3228.
    Found 3-bit comparator lessequal for signal <addr_cs$cmp_le0000> created at line 3228.
    Found 1-bit register for signal <addr_rd_busy>.
    Found 1-bit register for signal <addr_rd_busy_sm>.
    Found 32-bit register for signal <addr_tb0_q>.
    Found 32-bit adder for signal <addr_tb0_q$addsub0000> created at line 1893.
    Found 32-bit comparator greater for signal <addr_tb0_q$cmp_gt0000> created at line 1886.
    Found 1-bit register for signal <addr_wr_busy_pre>.
    Found 3-bit up counter for signal <addrackcnt>.
    Found 1-bit register for signal <address_hit>.
    Found 32-bit comparator not equal for signal <address_hit$cmp_ne0000> created at line 2538.
    Found 1-bit register for signal <burst_32_reg>.
    Found 1-bit register for signal <burst_reg>.
    Found 1-bit register for signal <cacheline_4_reg>.
    Found 1-bit register for signal <cacheline_8_reg>.
    Found 1-bit register for signal <cross_bndry_reg>.
    Found 8-bit adder carry out for signal <end_address$addsub0000> created at line 1845.
    Found 2-bit register for signal <max_xings_plus1>.
    Found 1-bit register for signal <mpmc_ack_reg>.
    Found 1-bit register for signal <mpmc_ackd_req>.
    Found 3-bit comparator less for signal <mpmc_addrReq$cmp_lt0000> created at line 3255.
    Found 1-bit register for signal <mpmc_addrReq_reg>.
    Found 1-bit register for signal <mpmc_addrReq_reg2>.
    Found 4-bit register for signal <mpmc_size_tb0_q>.
    Found 1-bit register for signal <pa_act_reg>.
    Found 1-bit register for signal <pa_act_reg2>.
    Found 32-bit comparator greatequal for signal <pa_active_shared$cmp_ge0000> created at line 926.
    Found 32-bit comparator lessequal for signal <pa_active_shared$cmp_le0000> created at line 926.
    Found 32-bit register for signal <pa_address>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg2>.
    Found 1-bit register for signal <Pi2ad_wrfifo_almostFull_reg>.
    Found 32-bit register for signal <plb_abus_pipe>.
    Found 16-bit register for signal <plb_be_pipe>.
    Found 1-bit register for signal <plb_masterid_pipe<0>>.
    Found 1-bit register for signal <plb_masterid_rd_pipe<0>>.
    Found 1-bit register for signal <plb_masterid_wr_pipe<0>>.
    Found 2-bit register for signal <plb_msize_pipe>.
    Found 1-bit register for signal <plb_pavalid_pipe>.
    Found 1-bit register for signal <plb_rnw_pipe>.
    Found 1-bit register for signal <plb_savalid_pipe>.
    Found 4-bit register for signal <plb_size_pipe>.
    Found 3-bit register for signal <plb_type_pipe>.
    Found 2-bit register for signal <rd_cmplt_cnt>.
    Found 2-bit addsub for signal <rd_cmplt_cnt$share0000>.
    Found 1-bit register for signal <rd_new_cmd_reg>.
    Found 1-bit register for signal <rd_new_cmd_reg_flag>.
    Found 1-bit register for signal <rd_support_busy>.
    Found 32-bit register for signal <rd_wr_module_addr>.
    Found 3-bit up counter for signal <rdblkcnt>.
    Found 1-bit register for signal <rdmodwr_tb0_q>.
    Found 1-bit register for signal <rnw_tb0_q>.
    Found 1-bit register for signal <sa_act_reg>.
    Found 32-bit register for signal <sa_address>.
    Found 1-bit register for signal <single_reg>.
    Found 1-bit register for signal <sl_addrack_reg>.
    Found 1-bit register for signal <sl_addrack_reg2>.
    Found 1-bit register for signal <sl_mbusy_i<0>>.
    Found 1-bit register for signal <sl_rearb_reg>.
    Found 1-bit register for signal <sm_ack>.
    Found 1-bit register for signal <sm_ack_reg>.
    Found 1-bit register for signal <wait_2clks>.
    Found 1-bit register for signal <wr2ad_busy_reg>.
    Found 1-bit register for signal <wr_new_cmd_reg>.
    Found 3-bit up counter for signal <wrblkcnt>.
    Found 10-bit register for signal <xfer_wdcnt>.
    Found 10-bit adder for signal <xfer_wdcnt$add0000> created at line 1810.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred 257 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <plbv46_address_decoder> synthesized.


Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
WARNING:Xst:646 - Signal <cry<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit xor2 for signal <hsum_A>.
Unit <cntr_incr_decr_addn_f> synthesized.


Synthesizing Unit <mpmc_ctrl_logic>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_logic.v".
WARNING:Xst:647 - Input <ECC_Reg_Out<511:320>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PM_Ctrl_Reg_Out<1023:768>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS<3:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <debug_ctrl_read_ack_d1>.
    Found 1-bit register for signal <debug_ctrl_read_ack_d2>.
    Found 1-bit register for signal <debug_ctrl_read_ack_d3>.
    Found 1-bit register for signal <debug_ctrl_read_ack_d4>.
    Found 1-bit register for signal <debug_ctrl_write_ack_d1>.
    Found 1-bit register for signal <debug_ctrl_write_ack_d2>.
    Found 1-bit register for signal <debug_ctrl_write_ack_d3>.
    Found 1-bit register for signal <pm_data_read_ack_d1>.
    Found 1-bit register for signal <pm_data_read_ack_d2>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mpmc_ctrl_logic> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
WARNING:Xst:653 - Signal <in_bus_pad<6:7>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
Unit <or_muxcy> synthesized.


Synthesizing Unit <mpmc_rmw_fifo>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_rmw_fifo.v".
WARNING:Xst:646 - Signal <pop_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit up accumulator for signal <pop_addr>.
    Found 1-bit register for signal <pop_d1>.
    Found 9-bit up accumulator for signal <push_addr>.
    Summary:
	inferred   2 Accumulator(s).
	inferred   1 D-type flip-flop(s).
Unit <mpmc_rmw_fifo> synthesized.


Synthesizing Unit <v5_phy_io_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_io_ddr1.v".
WARNING:Xst:646 - Signal <calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_phy_io_ddr1> synthesized.


Synthesizing Unit <ctrl_path>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/ctrl_path.v".
WARNING:Xst:647 - Input <Arb_PatternType_Decode<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_PatternType_Decode<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_InitializeMemory> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x9-bit ROM for signal <ctrl_addr_cntr_d>.
    Found 1-bit register for signal <Ignore_Complete>.
    Found 1-bit register for signal <Assert_All_CS_i0>.
    Found 9-bit comparator greatequal for signal <Assert_All_CS_i0$cmp_ge0000> created at line 616.
    Found 9-bit comparator lessequal for signal <Assert_All_CS_i0$cmp_le0000> created at line 616.
    Found 9-bit register for signal <ctrl_bram_addr>.
    Found 9-bit addsub for signal <ctrl_bram_addr$addsub0000>.
    Found 1-bit register for signal <ctrl_complete_d1>.
    Found 1-bit register for signal <ctrl_complete_d2>.
    Found 1-bit register for signal <ctrl_complete_d3>.
    Found 1-bit register for signal <ctrl_idle_d1>.
    Found 8-bit comparator lessequal for signal <Ignore_Complete$cmp_le0000> created at line 452.
    Found 8-bit comparator lessequal for signal <Ignore_Complete$cmp_le0001> created at line 452.
    Found 1-bit register for signal <repeat_cmp>.
    Found 8-bit comparator less for signal <repeat_cmp$cmp_lt0000> created at line 416.
    Found 8-bit comparator less for signal <repeat_cmp$cmp_lt0001> created at line 416.
    Found 8-bit up counter for signal <repeat_cntr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <ctrl_path> synthesized.


Synthesizing Unit <arb_pattern_type_fifo>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_type_fifo.v".
WARNING:Xst:647 - Input <PI_Size<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbrdmodwr_i1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arb_patterntype_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x4-bit ROM for signal <pi_arbpatterntype_i>.
    Summary:
	inferred   1 ROM(s).
Unit <arb_pattern_type_fifo> synthesized.


Synthesizing Unit <mpmc_write_fifo>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_write_fifo.v".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pushaddr_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <next_push_is_word> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <Empty$cmp_eq0000> created at line 317.
    Found 11-bit up accumulator for signal <popaddr>.
    Found 11-bit up accumulator for signal <pushaddr>.
    Found 11-bit register for signal <pushaddr_r>.
    Summary:
	inferred   2 Accumulator(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mpmc_write_fifo> synthesized.


Synthesizing Unit <mpmc_read_fifo>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_read_fifo.v".
WARNING:Xst:647 - Input <Addr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xfer_fifo_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <specialcasexfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pushaddr_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_lsbs_i2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_pop_incvalue_i3a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almostfull_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <Empty$cmp_eq0000> created at line 1041.
    Found 1-bit register for signal <flush_d1>.
    Found 4-bit register for signal <gen_rdwdaddr_pipeline.rdwdaddr_i2>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_baseaddr_i2d>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2a>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2b>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2c>.
    Found 7-bit register for signal <gen_xfer_fifo.lutaddr_highaddr_i2d>.
    Found 1-bit register for signal <idle_d1>.
    Found 7-bit comparator equal for signal <last_pop$cmp_eq0000> created at line 787.
    Found 1-bit register for signal <last_pop_d1>.
    Found 7-bit up counter for signal <lutaddr>.
    Found 2-bit adder carry out for signal <lutaddr_baseaddr_i$addsub0000> created at line 373.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit adder carry out for signal <lutaddr_highaddr_i$addsub0000> created at line 384.
    Found 3-bit adder carry out for signal <lutaddr_highaddr_i$addsub0001> created at line 385.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 5-bit updown counter for signal <num_xfers_in_fifo>.
    Found 11-bit up accumulator for signal <popaddr>.
    Found 11-bit up accumulator for signal <pushaddr>.
    Found 11-bit register for signal <pushaddr_r>.
    Found 4-bit register for signal <rdwdaddr_i>.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 2-bit up counter for signal <xfer_fifo_popaddr>.
    Found 2-bit up counter for signal <xfer_fifo_pushaddr>.
    Summary:
	inferred   4 Counter(s).
	inferred   2 Accumulator(s).
	inferred 100 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mpmc_read_fifo> synthesized.


Synthesizing Unit <srl_fifo_rbu_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
    Found 1-bit register for signal <FIFO_Full>.
    Found 1-bit register for signal <overflow_i>.
    Found 31-bit comparator greatequal for signal <overflow_i$cmp_ge0000> created at line 321.
    Found 1-bit register for signal <underflow_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <ecc_top>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/ecc_top.v".
WARNING:Xst:647 - Input <InitDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ECC_Reg_Out<511:320>> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <Clk_WrFIFO_TML> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PhyIF_DP_RdFIFO_Push_tmp<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wdf_data_toggle_i4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_data_d3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PhyIF_DP_RdFIFO_Push_i1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_DP_RdFIFO_Push_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ECC_Force_Error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ECC_Encode_En> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DP_PhyIF_BE_O_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_RMW_d2_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_RMW_d2_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_RMW_d2_i1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_ECC_RdFIFO_Size_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_ECC_RdFIFO_Size_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_ECC_RdFIFO_RNW_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_ECC_RdFIFO_RNW_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_DP_RdFIFO_WhichPort_Decode_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_DP_RdFIFO_WhichPort_Decode_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Ctrl_DP_RdFIFO_WhichPort_Decode_i1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Ctrl_DP_RdFIFO_WhichPort_Decode_i<0>>.
    Found 1-bit register for signal <Ctrl_ECC_RdFIFO_RNW>.
    Found 1-bit register for signal <PhyIF_DP_RdFIFO_Push>.
    Found 4-bit register for signal <Ctrl_ECC_RdFIFO_Size>.
    Found 32-bit register for signal <Ctrl_ECC_RdFIFO_Addr_precise>.
    Found 32-bit adder for signal <Ctrl_ECC_RdFIFO_Addr_precise$addsub0000> created at line 264.
    Found 1-bit register for signal <Ctrl_RMW_d1>.
    Found 1-bit register for signal <Ctrl_RMW_d2>.
    Found 1-bit register for signal <Ctrl_RMW_d3>.
    Found 1-bit register for signal <PhyIF_DP_RdFIFO_Push_i>.
    Found 1-bit register for signal <PhyIF_DP_RdFIFO_Push_RMW>.
    Found 1-bit register for signal <PhyIF_DP_RdFIFO_Push_RMW_i>.
    Found 1-bit register for signal <PhyIF_DP_RdFIFO_Push_RMW_i2>.
    Found 1-bit register for signal <PhyIF_DP_WrFIFO_Pop_d1>.
    Found 1-bit register for signal <PhyIF_DP_WrFIFO_Pop_d2>.
    Found 1-bit register for signal <PhyIF_DP_WrFIFO_Pop_d3>.
    Found 1-bit register for signal <PhyIF_DP_WrFIFO_Pop_RMW>.
    Found 1-bit register for signal <wdf_data_toggle>.
    Found 1-bit register for signal <wdf_data_toggle_i1>.
    Found 1-bit register for signal <wdf_data_toggle_i2>.
    Found 1-bit register for signal <wdf_data_toggle_i3>.
    Found 1-bit register for signal <wdf_data_toggle_i3a>.
    Found 1-bit register for signal <wdf_data_toggle_i3b>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ecc_top> synthesized.


Synthesizing Unit <v5_phy_top_ddr1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/v5_phy_top_ddr1.v".
    Found 1-bit register for signal <phy_init_done>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <v5_phy_top_ddr1> synthesized.


Synthesizing Unit <mpmc_data_path>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_data_path.v".
WARNING:Xst:647 - Input <Clk_WrFIFO_TML> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <DP_PhyIF_BE_O_i2>.
    Found 64-bit register for signal <DP_PhyIF_DQ_O_i2>.
    Found 1-bit register for signal <gen_write_fifos[0].gen_fifos.PhyIF_Ctrl_InitDone_d1>.
    Found 1-bit register for signal <PI_RdFIFO_Flush_tmp<0>>.
    Summary:
	inferred  74 D-type flip-flop(s).
Unit <mpmc_data_path> synthesized.


Synthesizing Unit <arb_pattern_type>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arb_pattern_type.v".
WARNING:Xst:647 - Input <Arb_PatternStart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_InitializeMemory> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_Idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ctrl_Complete> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pi_arbrdmodwr_i1<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_arbpatterntype_i1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-of-16 decoder for signal <Arb_PatternType_Decode>.
    Found 1-bit register for signal <Arb_RdModWr>.
    Found 4-bit register for signal <Arb_PatternType>.
    Found 1-bit register for signal <Ctrl_Refresh_d1>.
    Found 1-bit register for signal <Ctrl_Refresh_Enable_d1>.
    Found 1-bit register for signal <PI_ArbPatternType_Pop_d1<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Decoder(s).
Unit <arb_pattern_type> synthesized.


Synthesizing Unit <srl_fifo_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
Unit <srl_fifo_f> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h4<0:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h3<0:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h3<5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h2<0:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h2<4:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<3:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<5:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit register for signal <addr_out_s_h>.
    Found 6-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <cs_out_s_h1<2>>.
    Found 1-bit register for signal <cs_out_s_h2<3>>.
    Found 1-bit register for signal <cs_out_s_h3<4>>.
    Found 1-bit register for signal <cs_out_s_h4<5>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 50-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 50-bit register for signal <wrce_out_i>.
    Summary:
	inferred 121 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/arbiter.v".
WARNING:Xst:647 - Input <Arb_Sequence> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Arb_LoadSequence> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <arb_brama_dataout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arb_brama_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arb_brama_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rnw_i<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <arbiter> synthesized.


Synthesizing Unit <plbv46_rd_support>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_rd_support.vhd".
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Data_Available> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Strt_Addr<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Latency> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_xfer_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_sl_rdwdaddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_sl_rdack_i_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_pop_cnt_slv<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_plb_dreg_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_make_fifo_dreg_stale> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_doing_brst64_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_dbcnt_eq_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_busy_reg_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_ls_8bits<5:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus_Rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sig_pop_valid_reg> equivalent to <Rd2NPI_RdFIFO_Pop_reg> has been removed
    Found finite state machine <FSM_6> for signal <sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | PI_Clk                    (rising_edge)        |
    | Reset              | sm_state$or0000           (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <lsig_xfer_mode>.
    Found 3-bit register for signal <ad2rd_wdblk_xings_reg>.
    Found 2-bit register for signal <lsig_xfer_mode>.
    Found 6-bit register for signal <max_mpmc_pop_cnt>.
    Found 1-bit register for signal <mpmc_synth_empty>.
    Found 8-bit comparator equal for signal <mpmc_synth_empty$cmp_eq0000> created at line 2038.
    Found 1-bit register for signal <Rd2NPI_RdFIFO_Pop_reg>.
    Found 1-bit register for signal <sig_bterm_reg>.
    Found 1-bit register for signal <sig_cmd_busy_reg>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg_dly>.
    Found 1-bit register for signal <sig_decr_npi_rdcnt_int>.
    Found 1-bit register for signal <sig_doing_a_cacheln4_reg>.
    Found 1-bit register for signal <sig_doing_a_cacheln8_reg>.
    Found 1-bit register for signal <sig_doing_a_cacheln_reg>.
    Found 1-bit register for signal <sig_doing_a_single_reg>.
    Found 1-bit register for signal <sig_doing_brst16_reg>.
    Found 1-bit register for signal <sig_doing_brst32_reg>.
    Found 1-bit register for signal <sig_doing_burst_s_h>.
    Found 9-bit down counter for signal <sig_flush_cnt>.
    Found 1-bit register for signal <sig_flush_cnt_eq_0_dly1>.
    Found 1-bit register for signal <sig_flush_cnt_eq_0_dly2>.
    Found 1-bit register for signal <sig_get_first_valid>.
    Found 1-bit register for signal <sig_get_second_valid>.
    Found 9-bit down counter for signal <sig_npi_rdcnt>.
    Found 1-bit register for signal <sig_npi_rdcnt_neq_0_dly1>.
    Found 1-bit register for signal <sig_npi_rdcnt_neq_0_dly2>.
    Found 9-bit adder for signal <sig_npi_xfer_cnt_int$add0000> created at line 1943.
    Found 9-bit adder for signal <sig_npi_xfer_cnt_int_plus_1>.
    Found 1-bit register for signal <sig_plb_busy_reg>.
    Found 8-bit down counter for signal <sig_plb_dbeat_cnt>.
    Found 1-bit register for signal <sig_plb_done>.
    Found 128-bit register for signal <sig_plb_rd_dreg>.
    Found 3-bit register for signal <sig_plb_rdwdaddr_reg<1:3>>.
    Found 8-bit up counter for signal <sig_pop_cnt>.
    Found 1-bit register for signal <sig_pop_valid_dly1>.
    Found 1-bit register for signal <sig_pop_valid_dly2>.
    Found 1-bit register for signal <sig_rdcomp_reg>.
    Found 1-bit register for signal <sig_sl_rdack>.
    Found 1-bit register for signal <sig_sl_rdack_i>.
    Found 10-bit register for signal <sig_steer_addr>.
    Found 10-bit adder for signal <sig_steer_addr$addsub0000> created at line 2792.
    Found 4-bit register for signal <sig_steer_addr_incr>.
    Found 1-bit register for signal <sig_steer_addr_loaded>.
    Found 1-bit register for signal <sig_xfer_go>.
    Found 1-bit register for signal <sig_xfer_width_lt_npi_reg>.
    Found 1-bit register for signal <Sl_rdBTerm_to_plb>.
    Found 1-bit register for signal <Sl_rdComp_to_plb>.
    Found 1-bit register for signal <Sl_rdDAck_to_plb>.
    Found 128-bit register for signal <Sl_rdDBus_to_plb>.
    Found 4-bit register for signal <Sl_rdWdAddr_to_plb>.
    Found 1-bit register for signal <sm_preflush>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 322 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <plbv46_rd_support> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 1-bit register for signal <sl_mbusy_i<0>>.
    Found 1-bit register for signal <sl_mrderr_i<0>>.
    Found 1-bit register for signal <sl_mwrerr_i<0>>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 159 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <mpmc_ctrl_path>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_ctrl_path.v".
WARNING:Xst:1305 - Output <Ctrl_DFI_RAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DFI_WE_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DFI_CAS_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Ctrl_AP_OTF_Addr12> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DFI_ODT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DFI_CE> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DFI_WrData_En> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DFI_RdData_En> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Ctrl_DP_WrFIFO_Pop> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <ctrl_bram_out<35:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_bram_out<5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Ctrl_PhyIF_Force_DM>.
    Found 1-bit register for signal <Ctrl_Refresh_Flag>.
    Found 4-bit register for signal <arb_patterntype_d1>.
    Found 1-bit register for signal <ctrl_complete_i1>.
    Found 1-bit register for signal <ctrl_dp_rdfifo_whichport_decode_r<0>>.
    Found 1-bit register for signal <ctrl_idle_i1>.
    Found 1-bit register for signal <ctrl_idle_i1a>.
    Found 1-bit register for signal <ctrl_initializememory>.
    Found 1-bit register for signal <Ctrl_PhyIF_DQS_O_skip>.
    Found 10-bit up counter for signal <ctrl_refresh_cnt>.
    Found 1-bit register for signal <ctrl_refresh_enable_i>.
    Found 1-bit register for signal <ctrl_refresh_i1>.
    Summary:
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <mpmc_ctrl_path> synthesized.


Synthesizing Unit <plbv46_pim>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim.vhd".
WARNING:Xst:647 - Input <SPLB_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sync_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ad2wr_burst_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ad2rd_mid<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_pim> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <mpmc_core>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc_core.v".
WARNING:Xst:647 - Input <MCB1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_CE<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Mem_Reset_n_O> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB0_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB0_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <MCB3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <MCB5_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <selfrefresh_mode> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mcbx_dram_ldm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB2_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Mem_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB2_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <Mem_DQS_Div_O> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <MCB2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB4_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB2_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <mcbx_dram_addr> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <MCB2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mcbx_dram_ba> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <pll_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB1_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB4_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB2_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB2_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <MCB3_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB3_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DCM_PSEN> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB4_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <mcbx_dram_odt> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Wr_I0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DCM_PSINCDEC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Wr_I1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB0_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <MCB2_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB3_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Wr_O0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Wr_O1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <MCB0_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB0_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB4_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <MCB0_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DCM_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB2_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB0_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <MCB3_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Rst<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB2_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <mcbx_dram_cas_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Mem_2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB4_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <mcbx_dram_clk_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <mcbx_dram_cke> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB0_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <Clk_Mem_2x_180> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB2_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB0_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <mcbx_dram_clk> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB0_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB1_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mcbx_dram_ras_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mcbx_dram_we_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB3_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB3_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <mcbx_dram_udm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_200MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB1_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_O> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB0_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Mem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB1_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <MCB2_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB2_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <MCB0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB2_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB0_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB0_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <mcbx_dram_ddr3_rst> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk0_DIV2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB1_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB4_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB4_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB1_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <MCB1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB5_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB3_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB1_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB5_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <MCB2_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <vio_out_rst_dqs_div_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vio_out_rst_dqs_div> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vio_out_dqs_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vio_out_dqs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <static_phy_reg_out_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mcbx_InitDone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gen_v5_ddr_phy.rd_data_toggle> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gen_v5_ddr_phy.rd_data_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gen_v5_ddr_phy.Ctrl_DP_RdFIFO_Push_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_read_data3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_read_data2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_read_data1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_read_data0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_trans_twodtct> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_trans_onedtct> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_sel_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_rst_calib> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dbg_calib_rden_dly_value> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <dbg_calib_rden_dly_en> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <dbg_calib_rd_data_sel_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_rd_data_sel_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_phase_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dbg_calib_gate_dly_value> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <dbg_calib_gate_dly_en> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_err_v4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_enb_trans_two_dtct> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_dq_in_byte_align_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_dq_in_byte_align_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_dq_in_byte_align> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_dq_delay_en_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_dq_delay_en_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_dq_delay_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done_v5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_done_v4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_delay_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_delay_rd_fall_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_delay_rd_fall_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_delay_rd_fall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_cal_first_loop_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_cal_first_loop_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_calib_cal_first_loop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_bit_err_index> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dp_wrfifo_pop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_wrdata_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_we_n<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl_dfi_rddata_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_rddata_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_ras_n<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_odt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_ce<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_dfi_cas_n<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_Ctrl_InitDone<17:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PhyIF_Ctrl_InitDone<9:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_PhyIF_Force_DM<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_ECC_RdFIFO_Size> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ctrl_ECC_RdFIFO_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Arb_PatternStart> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <InitDone>.
    Found 1-bit register for signal <Ctrl_PhyIF_Force_DM_d1<0>>.
    Found 14-bit register for signal <gen_normal_phy_mapping.AP_PhyIF_Addr_i2>.
    Found 2-bit register for signal <gen_normal_phy_mapping.AP_PhyIF_BankAddr_i2>.
    Found 2-bit register for signal <gen_normal_phy_mapping.AP_PhyIF_CS_n_i2>.
    Found 1-bit register for signal <gen_normal_phy_mapping.Ctrl_Is_Write_i>.
    Found 1-bit register for signal <gen_normal_phy_mapping.Ctrl_PhyIF_CAS_n_i2>.
    Found 1-bit register for signal <gen_normal_phy_mapping.Ctrl_PhyIF_RAS_n_i2>.
    Found 1-bit register for signal <gen_normal_phy_mapping.Ctrl_PhyIF_WE_n_i2>.
    Found 1-bit register for signal <gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i>.
    Found 1-bit register for signal <gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i>.
    Found 64-bit register for signal <gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i>.
    Found 1-bit register for signal <gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Push_i>.
    Found 1-bit register for signal <InitDone_i>.
    Found 1-bit register for signal <InitDone_i2<0>>.
    Found 20-bit register for signal <PhyIF_Ctrl_InitDone>.
    Found 1-bit register for signal <PhyIF_Ctrl_InitDone_270>.
    Found 1-bit register for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Found 1-bit register for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Summary:
	inferred 116 D-type flip-flop(s).
Unit <mpmc_core> synthesized.


Synthesizing Unit <plbv46_pim_wrapper>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/plbv46_pim_wrapper.vhd".
Unit <plbv46_pim_wrapper> synthesized.


Synthesizing Unit <mpmc_ctrl_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/vhdl/mpmc_ctrl_if.vhd".
Unit <mpmc_ctrl_if> synthesized.


Synthesizing Unit <mpmc>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/hdl/verilog/mpmc.v".
WARNING:Xst:647 - Input <FSL0_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM5_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <VFBC0_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL3_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA5_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA7_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC6_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC6_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL0_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL3_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL0_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_BankAddr> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL0_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <PIM4_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL2_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM7_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB6_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL3_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL7_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_CS_n> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <MCB6_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB7_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PPC440MC4_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB1_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR3_CS_n> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC3_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC6_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB2_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL3_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL0_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB6_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <VFBC5_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC4_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <MCB6_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC7_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL2_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB7_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <VFBC4_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL0_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDRAM_WE_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL2_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <DDR2_Clk_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL0_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC5_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA7_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB7_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL3_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA4_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC0_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC3_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_Addr> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <SPLB2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL2_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA1_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB6_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC7_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <VFBC6_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL5_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB2_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <VFBC6_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_Clk_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <VFBC3_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL6_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL6_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA0_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <PPC440MC2_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM2_WrFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL0_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB6_rd_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <FSL3_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM2_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM6_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC3_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA4_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM5_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA3_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR2_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL0_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR2_DQS_Div_O> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB7_rd_overflow> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <MCB6_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC2_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL3_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL0_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL6_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <PIM5_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC7_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB5_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM1_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_Clk> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC2_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB7_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM5_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC3_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM5_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA6_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <VFBC1_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL0_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA6_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA7_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <SPLB4_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL3_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB6_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC3_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA6_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_Reset_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL0_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA6_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB5_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB5_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL2_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <FSL5_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_wr_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC3_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_CS_n> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PPC440MC0_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_ODT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC2_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC7_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL0_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL3_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB6_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDRAM_CE> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <FSL6_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDRAM_DM> is never assigned. Tied to value 00000.
WARNING:Xst:1305 - Output <VFBC1_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB6_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL6_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_rd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA6_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <VFBC2_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA4_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_rd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA1_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC6_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB2_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB6_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA6_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL0_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC6_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL3_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB7_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <MCB7_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <PIM7_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <PPC440MC6_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_Clk> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <VFBC3_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC1_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <MCB6_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_rearbitrate> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_BankAddr> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA7_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM4_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL6_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA1_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM6_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL6_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC3_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDRAM_CAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB6_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_CE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL2_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL3_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_Clk> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC6_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL2_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_DM> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC4_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA1_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_wr_error> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA5_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM0_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_ODT> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB2_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL2_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SPLB6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC0_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDRAM_RAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL4_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA4_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_CE> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB7_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR3_DM> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <MCB7_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL2_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <FSL5_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC7_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Wd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB7_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB7_rd_error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA4_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM1_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL1_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <FSL5_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB3_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL2_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB2_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL2_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_B_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <VFBC2_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SDMA4_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL7_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB6_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA4_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM2_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <SDMA7_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC4_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <SPLB1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_CAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM3_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC1_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC0_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR2_WE_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MRdErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA0_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM3_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <PPC440MC7_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC3_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA4_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <VFBC4_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR3_WE_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC5_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC6_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA0_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM6_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB4_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC6_Rd_Empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC7_Cmd_Idle> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC6_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL1_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_WrFIFO_AlmostFull> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_wr_count> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_Latency> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <VFBC4_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA1_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM7_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR2_RAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL4_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB6_wr_underrun> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB7_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC7_Cmd_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB2_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC6_Wd_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR2_Addr> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM4_RdFIFO_Data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB5_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB2_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA3_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA3_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_masterID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_CAS_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_Addr> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <SDMA7_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_Rx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL2_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PIM1_AddrAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC4_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA4_RX_Dst_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL5_S_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB1_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC0_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA5_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC1_Rd_Almost_Empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB2_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <MCB6_cmd_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wrDAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL7_Sl_MIRQ> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM2_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MCB7_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA0_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA7_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL0_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA7_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_Rem> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL4_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL4_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB1_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA1_TX_Src_Rdy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <VFBC1_Rd_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <VFBC2_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <VFBC5_Cmd_Almost_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL2_B_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC4_MCMIReadData> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <DDR3_RAS_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA1_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <PIM0_RdFIFO_RdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <FSL2_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB6_rd_count> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL7_B_M_Full> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA2_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB4_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <MCB6_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB5_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC2_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_wrComp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA3_RstOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA6_Tx_IntOut> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_SOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC3_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA7_TX_SOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_addrAck> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB7_Sl_SSize> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <VFBC5_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL5_Sl_rdBTerm> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA3_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SPLB2_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_rdComp> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA2_TX_EOF> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL4_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC7_MCMIReadDataErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC5_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DDR3_BankAddr> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <SDMA_CTRL0_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA2_TX_EOP> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL1_Sl_MWrErr> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB3_Sl_wait> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM1_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SPLB5_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_wrBTerm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <FSL7_B_S_Exists> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_rdDBus> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA4_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <SPLB4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL3_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPLB6_Sl_rdWdAddr> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <PIM4_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MCB7_cmd_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <FSL1_S_Control> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MCB7_wr_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <PPC440MC3_MCMIReadDataValid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PPC440MC2_MCMIAddrReadyToAccept> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <SDMA5_TX_D> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_MBusy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SDMA_CTRL6_Sl_rdDAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <SDMA_CTRL3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <PIM7_InitDone> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <VFBC0_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <PM_Data_Out> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <PM_Data_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PM_Ctrl_Reg_Out> is used but never assigned. This sourceless signal will be automatically connected to value
   0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   000.
WARNING:Xst:646 - Signal <PM_Ctrl_Reg_In> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PM_Ctrl_Reg_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MPMC_Status_Reg_In> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MPMC_Status_Reg_CE<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_Reset_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_ODT<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEM_DQS_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEM_DQS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEM_DQ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <idelay_ctrl_rdy_d1>.
    Found 1-bit register for signal <idelay_ctrl_rdy_d2>.
    Found 1-bit register for signal <Rst270>.
    Found 1-bit register for signal <Rst90>.
    Found 1-bit register for signal <Rst_d1>.
    Found 1-bit register for signal <Rst_d2>.
    Found 7-bit register for signal <Rst_tocore>.
    Found 1-bit register for signal <Rst_tocore_tmp>.
    Found 1-bit register for signal <Rst_topim<0>>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <mpmc> synthesized.


Synthesizing Unit <ddr_sdram_0_wrapper>.
    Related source file is "../hdl/ddr_sdram_0_wrapper.v".
Unit <ddr_sdram_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 128x64-bit ROM                                        : 2
 12x64-bit ROM                                         : 1
 16x4-bit ROM                                          : 1
 16x9-bit ROM                                          : 1
 4x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 43
 1-bit adder                                           : 1
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 2
 12-bit adder                                          : 6
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 2-bit addsub                                          : 1
 3-bit adder                                           : 4
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 5
 6-bit subtractor                                      : 4
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 87
 10-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 4
 3-bit up counter                                      : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 4
 5-bit down counter                                    : 1
 5-bit up counter                                      : 5
 5-bit updown counter                                  : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 53
 7-bit up counter                                      : 1
 8-bit down counter                                    : 3
 8-bit up counter                                      : 2
 9-bit down counter                                    : 2
# Accumulators                                         : 6
 11-bit up accumulator                                 : 4
 9-bit up accumulator                                  : 2
# Registers                                            : 1129
 1-bit register                                        : 948
 10-bit register                                       : 5
 11-bit register                                       : 2
 128-bit register                                      : 2
 14-bit register                                       : 4
 16-bit register                                       : 5
 2-bit register                                        : 17
 20-bit register                                       : 1
 27-bit register                                       : 2
 3-bit register                                        : 14
 32-bit register                                       : 27
 4-bit register                                        : 19
 40-bit register                                       : 2
 5-bit register                                        : 5
 6-bit register                                        : 11
 64-bit register                                       : 9
 68-bit register                                       : 16
 7-bit register                                        : 21
 8-bit register                                        : 16
 80-bit register                                       : 1
 9-bit register                                        : 2
# Toggle Registers                                     : 3
 T flip-flop                                           : 3
# Comparators                                          : 61
 2-bit comparator equal                                : 1
 2-bit comparator less                                 : 21
 2-bit comparator not equal                            : 1
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 1
 31-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 4
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 5-bit comparator equal                                : 6
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 4
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 28
 1-bit 10-to-1 multiplexer                             : 7
 1-bit 40-to-1 multiplexer                             : 12
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 7
 68-bit 16-to-1 multiplexer                            : 1
# Logic shifters                                       : 4
 32-bit shifter logical right                          : 4
# Decoders                                             : 1
 1-of-16 decoder                                       : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# Xors                                                 : 136
 1-bit xor2                                            : 64
 1-bit xor20                                           : 4
 1-bit xor3                                            : 8
 1-bit xor4                                            : 32
 1-bit xor5                                            : 16
 1-bit xor6                                            : 4
 32-bit xor2                                           : 6
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sm_state/FSM> on signal <sm_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 preflush    | 01
 data_to_plb | 11
 postflush   | 10
-------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs/FSM> on signal <addr_cs[1:16]> with one-hot encoding.
--------------------------------------------
 State                  | Encoding
--------------------------------------------
 idle                   | 0000000000000001
 wait_wr_cmplt          | 0001000000000000
 pa_rd_xfer_type        | 0000000000010000
 wait_pa_rdsngl_addrack | 0000000001000000
 sa_rd_xfer_type        | 0000000000100000
 wait_sa_rdsngl_addrack | 0000001000000000
 wait_pa_rdbrst_addrack | 0000000010000000
 wait_rd2ad_rd_cmplt    | 0000000100000000
 wait_sa_rdbrst_addrack | 0000010000000000
 rdblkcnt_comp          | 0000100000000000
 wait_wr_sngl_ack       | 0100000000000000
 wait_wr_blk_infifo     | 0010000000000000
 wait_wr_blk_addrack    | 1000000000000000
 initiate_single_wr     | 0000000000000010
 initiate_inbndry_wr    | 0000000000000100
 initiate_outbndry_wr   | 0000000000001000
--------------------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr_cs/FSM> on signal <wr_cs[1:8]> with one-hot encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 00000001
 sngle               | 00000010
 unaligned_brst_strt | 00001000
 brst                | 00010000
 unaligned_brst_end  | 01000000
 cache               | 00100000
 strt_pad            | 00000100
 end_pad             | 10000000
---------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 111
 101   | 101
 110   | 110
 111   | 100
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00010000
 100   | 00001000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000100000
 0101  | 00000010000
 0110  | 00001000000
 0111  | 00100000000
 1000  | 00010000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:25]> with one-hot encoding.
------------------------------------
 State | Encoding
------------------------------------
 00000 | 0000000000000000000000001
 00001 | 0000000000000000000000010
 00010 | 0000000000000000001000000
 00011 | 0000000000000000000000100
 00100 | 0000000000000000010000000
 00101 | 0000000000000000000001000
 00110 | 0000000000000000100000000
 00111 | 0000000000000000000010000
 01000 | 0000000000000001000000000
 01001 | unreached
 01010 | 0000000000000000000100000
 01011 | 0000000000000010000000000
 01100 | 0000000000001000000000000
 01101 | 0000000100000000000000000
 01110 | 0000000000000100000000000
 01111 | 0000001000000000000000000
 10000 | 0000000000100000000000000
 10001 | 0000100000000000000000000
 10010 | 0000000000010000000000000
 10011 | unreached
 10100 | 0000000001000000000000000
 10101 | 0001000000000000000000000
 10110 | 0010000000000000000000000
 10111 | 0100000000000000000000000
 11000 | 0000000010000000000000000
 11001 | 1000000000000000000000000
 11010 | 0000010000000000000000000
------------------------------------
WARNING:Xst:2404 -  FFs/Latches <PushParity_r<7:0>> (without init value) have a constant value of 0 in block <mpmc_bram_fifo_2>.
WARNING:Xst:2404 -  FFs/Latches <ad2rd_xfer_width_i<0:0>> (without init value) have a constant value of 0 in block <plbv46_address_decoder>.
WARNING:Xst:2404 -  FFs/Latches <mpmc_size_tb0_q<0:2>> (without init value) have a constant value of 0 in block <plbv46_address_decoder>.
WARNING:Xst:2404 -  FFs/Latches <ad2wr_xfer_width_i<0:0>> (without init value) have a constant value of 0 in block <plbv46_address_decoder>.
WARNING:Xst:2404 -  FFs/Latches <Sl_SSize<0:0>> (without init value) have a constant value of 0 in block <plbv46_address_decoder>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_highaddr_i2<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <rdwdaddr_i<3:3>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <Sl_rdWdAddr_to_plb<0:2>> (without init value) have a constant value of 0 in block <plbv46_rd_support>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2a<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2a<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2b<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2c<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2b<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2c<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_baseaddr_i2d<6:4>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_xfer_fifo.lutaddr_highaddr_i2d<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <gen_rdwdaddr_pipeline.rdwdaddr_i2<3:3>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_highaddr_d1<6:6>> (without init value) have a constant value of 0 in block <mpmc_read_fifo>.

Synthesizing (advanced) Unit <ctrl_path>.
The following registers are absorbed into accumulator <ctrl_bram_addr>: 1 register on signal <ctrl_bram_addr>.
Unit <ctrl_path> synthesized (advanced).

Synthesizing (advanced) Unit <v5_phy_init_ddr1>.
INFO:Xst:3029 - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_init_data_r_mux0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
Unit <v5_phy_init_ddr1> synthesized (advanced).

Synthesizing (advanced) Unit <dynshreg_f>.
	Found 16-bit dynamic shift register for signal <Dout<67>>.
	Found 16-bit dynamic shift register for signal <Dout<66>>.
	Found 16-bit dynamic shift register for signal <Dout<65>>.
	Found 16-bit dynamic shift register for signal <Dout<64>>.
	Found 16-bit dynamic shift register for signal <Dout<63>>.
	Found 16-bit dynamic shift register for signal <Dout<62>>.
	Found 16-bit dynamic shift register for signal <Dout<61>>.
	Found 16-bit dynamic shift register for signal <Dout<60>>.
	Found 16-bit dynamic shift register for signal <Dout<59>>.
	Found 16-bit dynamic shift register for signal <Dout<58>>.
	Found 16-bit dynamic shift register for signal <Dout<57>>.
	Found 16-bit dynamic shift register for signal <Dout<56>>.
	Found 16-bit dynamic shift register for signal <Dout<55>>.
	Found 16-bit dynamic shift register for signal <Dout<54>>.
	Found 16-bit dynamic shift register for signal <Dout<53>>.
	Found 16-bit dynamic shift register for signal <Dout<52>>.
	Found 16-bit dynamic shift register for signal <Dout<51>>.
	Found 16-bit dynamic shift register for signal <Dout<50>>.
	Found 16-bit dynamic shift register for signal <Dout<49>>.
	Found 16-bit dynamic shift register for signal <Dout<48>>.
	Found 16-bit dynamic shift register for signal <Dout<47>>.
	Found 16-bit dynamic shift register for signal <Dout<46>>.
	Found 16-bit dynamic shift register for signal <Dout<45>>.
	Found 16-bit dynamic shift register for signal <Dout<44>>.
	Found 16-bit dynamic shift register for signal <Dout<43>>.
	Found 16-bit dynamic shift register for signal <Dout<42>>.
	Found 16-bit dynamic shift register for signal <Dout<41>>.
	Found 16-bit dynamic shift register for signal <Dout<40>>.
	Found 16-bit dynamic shift register for signal <Dout<39>>.
	Found 16-bit dynamic shift register for signal <Dout<38>>.
	Found 16-bit dynamic shift register for signal <Dout<37>>.
	Found 16-bit dynamic shift register for signal <Dout<36>>.
	Found 16-bit dynamic shift register for signal <Dout<35>>.
	Found 16-bit dynamic shift register for signal <Dout<34>>.
	Found 16-bit dynamic shift register for signal <Dout<33>>.
	Found 16-bit dynamic shift register for signal <Dout<32>>.
	Found 16-bit dynamic shift register for signal <Dout<31>>.
	Found 16-bit dynamic shift register for signal <Dout<30>>.
	Found 16-bit dynamic shift register for signal <Dout<29>>.
	Found 16-bit dynamic shift register for signal <Dout<28>>.
	Found 16-bit dynamic shift register for signal <Dout<27>>.
	Found 16-bit dynamic shift register for signal <Dout<26>>.
	Found 16-bit dynamic shift register for signal <Dout<25>>.
	Found 16-bit dynamic shift register for signal <Dout<24>>.
	Found 16-bit dynamic shift register for signal <Dout<23>>.
	Found 16-bit dynamic shift register for signal <Dout<22>>.
	Found 16-bit dynamic shift register for signal <Dout<21>>.
	Found 16-bit dynamic shift register for signal <Dout<20>>.
	Found 16-bit dynamic shift register for signal <Dout<19>>.
	Found 16-bit dynamic shift register for signal <Dout<18>>.
	Found 16-bit dynamic shift register for signal <Dout<17>>.
	Found 16-bit dynamic shift register for signal <Dout<16>>.
	Found 16-bit dynamic shift register for signal <Dout<15>>.
	Found 16-bit dynamic shift register for signal <Dout<14>>.
	Found 16-bit dynamic shift register for signal <Dout<13>>.
	Found 16-bit dynamic shift register for signal <Dout<12>>.
	Found 16-bit dynamic shift register for signal <Dout<11>>.
	Found 16-bit dynamic shift register for signal <Dout<10>>.
	Found 16-bit dynamic shift register for signal <Dout<9>>.
	Found 16-bit dynamic shift register for signal <Dout<8>>.
	Found 16-bit dynamic shift register for signal <Dout<7>>.
	Found 16-bit dynamic shift register for signal <Dout<6>>.
	Found 16-bit dynamic shift register for signal <Dout<5>>.
	Found 16-bit dynamic shift register for signal <Dout<4>>.
	Found 16-bit dynamic shift register for signal <Dout<3>>.
	Found 16-bit dynamic shift register for signal <Dout<2>>.
	Found 16-bit dynamic shift register for signal <Dout<1>>.
	Found 16-bit dynamic shift register for signal <Dout<0>>.
Unit <dynshreg_f> synthesized (advanced).
WARNING:Xst:2677 - Node <init_state_r1_0> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_1> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_2> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_3> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_8> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_0> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_1> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_3> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:2677 - Node <strt_addr_s_h_31> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_30> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_28> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_27> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_26> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_25> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_24> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_23> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_22> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_21> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_20> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_19> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_18> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_17> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_16> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_15> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_14> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_13> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_12> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_11> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_10> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_9> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_8> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_7> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_6> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_5> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_4> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_3> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_2> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_1> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <strt_addr_s_h_0> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <PushAddr_r_0> of sequential type is unconnected in block <mpmc_bram_fifo_1>.
WARNING:Xst:2677 - Node <PushAddr_r_1> of sequential type is unconnected in block <mpmc_bram_fifo_1>.
WARNING:Xst:2677 - Node <PushAddr_r_0> of sequential type is unconnected in block <mpmc_bram_fifo_2>.
WARNING:Xst:2677 - Node <PushAddr_r_1> of sequential type is unconnected in block <mpmc_bram_fifo_2>.
WARNING:Xst:2677 - Node <xfer_wdcnt_2> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <xfer_wdcnt_1> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <xfer_wdcnt_0> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <pushaddr_r_0> of sequential type is unconnected in block <mpmc_write_fifo>.
WARNING:Xst:2677 - Node <pushaddr_r_1> of sequential type is unconnected in block <mpmc_write_fifo>.
WARNING:Xst:2677 - Node <pushaddr_r_2> of sequential type is unconnected in block <mpmc_write_fifo>.
WARNING:Xst:2677 - Node <pushaddr_r_0> of sequential type is unconnected in block <mpmc_read_fifo>.
WARNING:Xst:2677 - Node <pushaddr_r_1> of sequential type is unconnected in block <mpmc_read_fifo>.
WARNING:Xst:2677 - Node <pushaddr_r_2> of sequential type is unconnected in block <mpmc_read_fifo>.
WARNING:Xst:2677 - Node <addr_out_s_h_6> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <lsig_xfer_mode_1> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_1> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_2> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_3> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_4> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_5> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_6> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_7> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_8> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_9> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_11> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_12> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_13> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_14> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_15> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_16> of sequential type is unconnected in block <mpmc_core>.
WARNING:Xst:2677 - Node <PhyIF_Ctrl_InitDone_17> of sequential type is unconnected in block <mpmc_core>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 6
 128x64-bit ROM                                        : 2
 12x64-bit ROM                                         : 1
 16x4-bit ROM                                          : 1
 16x9-bit ROM                                          : 1
 4x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 42
 1-bit adder                                           : 1
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 2
 12-bit adder                                          : 6
 2-bit adder                                           : 1
 2-bit adder carry out                                 : 1
 2-bit addsub                                          : 1
 3-bit adder                                           : 4
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 5
 6-bit subtractor                                      : 4
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 87
 10-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 4
 3-bit up counter                                      : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 4
 5-bit down counter                                    : 1
 5-bit up counter                                      : 5
 5-bit updown counter                                  : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 53
 7-bit up counter                                      : 1
 8-bit down counter                                    : 3
 8-bit up counter                                      : 2
 9-bit down counter                                    : 2
# Accumulators                                         : 7
 11-bit up accumulator                                 : 4
 9-bit up accumulator                                  : 2
 9-bit updown loadable accumulator                     : 1
# Registers                                            : 3574
 Flip-Flops                                            : 3574
# Shift Registers                                      : 68
 16-bit dynamic shift register                         : 68
# Comparators                                          : 61
 2-bit comparator equal                                : 1
 2-bit comparator less                                 : 21
 2-bit comparator not equal                            : 1
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 1
 31-bit comparator greatequal                          : 1
 32-bit comparator greatequal                          : 4
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 5-bit comparator equal                                : 6
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 4
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 27
 1-bit 10-to-1 multiplexer                             : 7
 1-bit 40-to-1 multiplexer                             : 12
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 7
# Logic shifters                                       : 4
 32-bit shifter logical right                          : 4
# Decoders                                             : 1
 1-of-16 decoder                                       : 1
# Xors                                                 : 136
 1-bit xor2                                            : 64
 1-bit xor20                                           : 4
 1-bit xor3                                            : 8
 1-bit xor4                                            : 32
 1-bit xor5                                            : 16
 1-bit xor6                                            : 4
 32-bit xor2                                           : 6
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <syndrome_i_7> has a constant value of 0 in block <mpmc_ecc_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <syndrome_single_6> has a constant value of 0 in block <mpmc_ecc_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Syndrome_7> has a constant value of 0 in block <mpmc_ecc_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <init_state_r1_19> (without init value) has a constant value of 0 in block <v5_phy_init_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <init_state_r2_19> (without init value) has a constant value of 0 in block <v5_phy_init_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_err_0_0> (without init value) has a constant value of 0 in block <v5_phy_calib_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_err_0_1> (without init value) has a constant value of 0 in block <v5_phy_calib_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <calib_err_0_2> (without init value) has a constant value of 0 in block <v5_phy_calib_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdwdaddr_i_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gen_rdwdaddr_pipeline.rdwdaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_steer_addr_incr_0> has a constant value of 0 in block <plbv46_rd_support>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_incr_1> has a constant value of 0 in block <plbv46_rd_support>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <syndrome_i_0> in Unit <mpmc_ecc_decode> is equivalent to the following FF/Latch, which will be removed : <syndrome_single_0> 
INFO:Xst:2261 - The FF/Latch <syndrome_i_1> in Unit <mpmc_ecc_decode> is equivalent to the following FF/Latch, which will be removed : <syndrome_single_1> 
INFO:Xst:2261 - The FF/Latch <syndrome_i_2> in Unit <mpmc_ecc_decode> is equivalent to the following FF/Latch, which will be removed : <syndrome_single_2> 
INFO:Xst:2261 - The FF/Latch <syndrome_i_3> in Unit <mpmc_ecc_decode> is equivalent to the following FF/Latch, which will be removed : <syndrome_single_3> 
INFO:Xst:2261 - The FF/Latch <syndrome_i_4> in Unit <mpmc_ecc_decode> is equivalent to the following FF/Latch, which will be removed : <syndrome_single_4> 
INFO:Xst:2261 - The FF/Latch <syndrome_i_5> in Unit <mpmc_ecc_decode> is equivalent to the following FF/Latch, which will be removed : <syndrome_single_5> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r1a_7> in Unit <v5_phy_init_ddr1> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r1a_9> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r1a_3> in Unit <v5_phy_init_ddr1> is equivalent to the following 5 FFs/Latches, which will be removed : <ddr_addr_r1a_4> <ddr_addr_r1a_6> <ddr_addr_r1a_11> <ddr_addr_r1a_12> <ddr_addr_r1a_13> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r1_3> in Unit <v5_phy_init_ddr1> is equivalent to the following 5 FFs/Latches, which will be removed : <ddr_addr_r1_4> <ddr_addr_r1_6> <ddr_addr_r1_11> <ddr_addr_r1_12> <ddr_addr_r1_13> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r1_7> in Unit <v5_phy_init_ddr1> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r1_9> 
INFO:Xst:2261 - The FF/Latch <sl_addrack_reg> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <Sl_SSize> 
INFO:Xst:2261 - The FF/Latch <burst_32_reg> in Unit <plbv46_address_decoder> is equivalent to the following 2 FFs/Latches, which will be removed : <burst_reg> <mpmc_size_tb0_q_0> 
INFO:Xst:2261 - The FF/Latch <cacheline_8_reg> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <mpmc_size_tb0_q_1> 
INFO:Xst:2261 - The FF/Latch <cacheline_4_reg> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <mpmc_size_tb0_q_2> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_96> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_32> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_84> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_20> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_79> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_15> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_107> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_43> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_102> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_38> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_95> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_31> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_90> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_26> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_118> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_54> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_113> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_49> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_65> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_1> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_77> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_13> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_105> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_41> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_100> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_36> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_88> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_24> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_83> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_19> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_116> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_52> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_111> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_47> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_127> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_63> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_122> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_58> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_104> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_40> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_99> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_35> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_69> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_5> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_115> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_51> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_110> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_46> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_92> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_28> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_74> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_10> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_73> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_9> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_97> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_33> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_67> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_3> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_80> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_16> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_85> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_21> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_108> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_44> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_103> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_39> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_91> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_27> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_124> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_60> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_119> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_55> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_71> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_7> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_66> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_2> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_78> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_14> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_106> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_42> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_101> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_37> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_94> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_30> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_89> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_25> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_117> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_53> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_112> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_48> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_64> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_0> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_123> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_59> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_76> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_12> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_70> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_6> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_87> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_23> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_82> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_18> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_93> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_29> 
INFO:Xst:2261 - The FF/Latch <max_mpmc_pop_cnt_2> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <max_mpmc_pop_cnt_3> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_75> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_11> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_121> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_57> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_126> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_62> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_98> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_34> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_68> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_4> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_86> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_22> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_81> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_17> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_114> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_50> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_109> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_45> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_125> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_61> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_120> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_56> 
INFO:Xst:2261 - The FF/Latch <sig_plb_rd_dreg_72> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <sig_plb_rd_dreg_8> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_112> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_48> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_107> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_43> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_74> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_10> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_95> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_31> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_90> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_26> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_73> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_9> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_101> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_37> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_122> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_58> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_117> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_53> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_68> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_4> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_84> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_20> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_79> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_15> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_111> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_47> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_106> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_42> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_127> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_63> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_94> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_30> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_89> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_25> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_72> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_8> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_100> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_36> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_121> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_57> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_116> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_52> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_67> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_3> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_78> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_14> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_99> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_35> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_110> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_46> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_105> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_41> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_126> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_62> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_88> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_24> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_83> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_19> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_71> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_7> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_120> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_56> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_115> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_51> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_66> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_2> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_77> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_13> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_98> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_34> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_93> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_29> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_104> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_40> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_125> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_61> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_82> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_18> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_87> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_23> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_114> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_50> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_109> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_45> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_65> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_1> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_76> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_12> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_97> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_33> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_92> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_28> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_103> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_39> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_124> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_60> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_119> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_55> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_70> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_6> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_86> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_22> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_81> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_17> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_113> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_49> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_108> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_44> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_64> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_0> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_75> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_11> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_96> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_32> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_91> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_27> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_102> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_38> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_123> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_59> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_118> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_54> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_69> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_5> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_85> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_21> 
INFO:Xst:2261 - The FF/Latch <Sl_rdDBus_to_plb_80> in Unit <plbv46_rd_support> is equivalent to the following FF/Latch, which will be removed : <Sl_rdDBus_to_plb_16> 
WARNING:Xst:1426 - The value init of the FF/Latch arbiter_0/arb_which_port_0/Arb_WhichPort_Decode_0 hinder the constant cleaning in the block mpmc_ctrl_path.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <ctrl_dp_rdfifo_whichport_decode_r_0> (without init value) has a constant value of 1 in block <mpmc_ctrl_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <instantiate_ctrl_dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/data_d2> of sequential type is unconnected in block <mpmc_ctrl_path>.
WARNING:Xst:1710 - FF/Latch <Col_Cnt_0> (without init value) has a constant value of 0 in block <mpmc_addr_path>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <chip_cnt_r_0> (without init value) has a constant value of 0 in block <v5_phy_init_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <chip_cnt_r_1> of sequential type is unconnected in block <v5_phy_init_ddr1>.
WARNING:Xst:1710 - FF/Latch <cal1_low_freq_idel_dec_6> (without init value) has a constant value of 0 in block <v5_phy_calib_ddr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_tb0_q_31> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <addr_tb0_q_30> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:2677 - Node <addr_tb0_q_29> of sequential type is unconnected in block <plbv46_address_decoder>.
WARNING:Xst:1710 - FF/Latch <popaddr_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_2> (without init value) has a constant value of 0 in block <mpmc_write_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_write_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_write_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_write_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pushaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pushaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_0> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_1> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <popaddr_2> (without init value) has a constant value of 0 in block <mpmc_read_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/pop_addr_0> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/pop_addr_1> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/pop_addr_2> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/pop_addr_8> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/push_addr_0> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/push_addr_1> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/push_addr_2> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <mpmc_rmw_fifo_0/push_addr_8> of sequential type is unconnected in block <ecc_top>.
WARNING:Xst:2677 - Node <sig_steer_addr_incr_3> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_0> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_1> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_3> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_4> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_5> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_6> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_7> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_8> of sequential type is unconnected in block <plbv46_rd_support>.
WARNING:Xst:2677 - Node <sig_steer_addr_9> of sequential type is unconnected in block <plbv46_rd_support>.
INFO:Xst:1901 - Instance gen_brams_normal.gen_v5_RAMB36SDP.bram in unit mpmc_bram_fifo_1 of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance gen_brams_normal.gen_v5_RAMB36SDP.bram in unit mpmc_bram_fifo_2 of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance CTRL_BRAM_0 in unit ctrl_path of type RAMB16_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance mpmc_rmw_fifo_0/gen_fifo_64bit.gen_rep_fifo[0].bram_fifo_32bit_0/bram in unit ecc_top of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance mpmc_rmw_fifo_0/gen_fifo_64bit.gen_rep_fifo[1].bram_fifo_32bit_0/bram in unit ecc_top of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:2261 - The FF/Latch <init_data_r_0> in Unit <v5_phy_init_ddr1> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_2> <init_data_r_4> <init_data_r_6> <init_data_r_16> <init_data_r_18> <init_data_r_20> <init_data_r_22> <init_data_r_32> <init_data_r_34> <init_data_r_36> <init_data_r_38> <init_data_r_48> <init_data_r_50> <init_data_r_52> <init_data_r_54> 
INFO:Xst:2261 - The FF/Latch <init_data_r_1> in Unit <v5_phy_init_ddr1> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_3> <init_data_r_5> <init_data_r_7> <init_data_r_17> <init_data_r_19> <init_data_r_21> <init_data_r_23> <init_data_r_33> <init_data_r_35> <init_data_r_37> <init_data_r_39> <init_data_r_49> <init_data_r_51> <init_data_r_53> <init_data_r_55> 
INFO:Xst:2261 - The FF/Latch <init_data_r_8> in Unit <v5_phy_init_ddr1> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_10> <init_data_r_12> <init_data_r_14> <init_data_r_24> <init_data_r_26> <init_data_r_28> <init_data_r_30> <init_data_r_40> <init_data_r_42> <init_data_r_44> <init_data_r_46> <init_data_r_56> <init_data_r_58> <init_data_r_60> <init_data_r_62> 
INFO:Xst:2261 - The FF/Latch <init_data_r_9> in Unit <v5_phy_init_ddr1> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_11> <init_data_r_13> <init_data_r_15> <init_data_r_25> <init_data_r_27> <init_data_r_29> <init_data_r_31> <init_data_r_41> <init_data_r_43> <init_data_r_45> <init_data_r_47> <init_data_r_57> <init_data_r_59> <init_data_r_61> <init_data_r_63> 
INFO:Xst:2261 - The FF/Latch <max_xings_plus1_1> in Unit <plbv46_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cross_bndry_reg> 
WARNING:Xst:2041 - Unit v5_phy_dqs_iob_ddr1: 1 internal tristate is replaced by logic (pull-up yes): ddr_dqs_n.

Optimizing unit <ddr_sdram_0_wrapper> ...

Optimizing unit <mpmc_realign_bytes> ...

Optimizing unit <mpmc_addr_path> ...

Optimizing unit <mpmc_ecc_control> ...

Optimizing unit <mpmc_ecc_encode> ...

Optimizing unit <mpmc_ecc_decode> ...

Optimizing unit <v5_phy_write_ddr1> ...

Optimizing unit <v5_phy_init_ddr1> ...

Optimizing unit <v5_phy_calib_ddr1> ...

Optimizing unit <arb_pattern_start> ...

Optimizing unit <plbv46_write_module> ...

Optimizing unit <plbv46_sample_cycle> ...

Optimizing unit <dynshreg_f> ...

Optimizing unit <counter_f> ...

Optimizing unit <mpmc_sample_cycle> ...

Optimizing unit <v5_phy_ctl_io_ddr1> ...

Optimizing unit <v5_phy_dqs_iob_ddr1> ...

Optimizing unit <mpmc_bram_fifo_1> ...

Optimizing unit <mpmc_bram_fifo_2> ...

Optimizing unit <cntr_incr_decr_addn_f> ...

Optimizing unit <arb_acknowledge> ...

Optimizing unit <mpmc_ctrl_path_fifo> ...

Optimizing unit <plbv46_address_decoder> ...

Optimizing unit <mpmc_ctrl_logic> ...

Optimizing unit <v5_phy_io_ddr1> ...

Optimizing unit <ctrl_path> ...

Optimizing unit <mpmc_write_fifo> ...

Optimizing unit <mpmc_read_fifo> ...

Optimizing unit <srl_fifo_rbu_f> ...

Optimizing unit <ecc_top> ...

Optimizing unit <mpmc_data_path> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <arb_pattern_type> ...

Optimizing unit <plbv46_rd_support> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plbv46_slave_single> ...

Optimizing unit <mpmc_ctrl_path> ...

Optimizing unit <mpmc_core> ...

Optimizing unit <mpmc> ...
WARNING:Xst:1710 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_27> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_27> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/parity_out_i_7> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/parity_out_i_7> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/force_error_reg_2> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/force_error_reg_2> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/force_error_reg_1> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/force_error_reg_0> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/force_error_reg_1> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/force_error_reg_0> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_27> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_27> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_28> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_28> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/force_error_reg_i_0> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/force_error_reg_i_1> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/force_error_reg_i_2> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_28> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_28> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/mpmc_ecc_control_0/ECCSR_21> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_DP_RdFIFO_WhichPort_Decode_i_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/flush_d1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushAddr_r_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushAddr_r_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/ad2rd_wdblk_xings_reg_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_doing_brst16_reg> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_wrfifo_almostFull_reg> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt_s_h_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_width_s_h_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Pipeline1_0> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/force_error_reg_i_0> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/force_error_reg_i_1> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/force_error_reg_i_2> has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_29> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_29> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_29> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_29> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_30> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_3> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_30> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_3> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_30> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_30> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_4> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_4> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_31> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_31> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_31> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_31> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_5> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_0> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_5> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_1> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_parity_error_6> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_1> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_1> (without init value) has a constant value of 1 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_parity_error_6> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_2> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_3> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_3> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_3> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_3> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_4> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_4> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_4> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_4> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_5> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_5> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_5> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_5> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_6> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_6> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_6> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_6> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_7> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_7> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_7> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_7> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_8> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_8> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_8> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_8> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_9> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_9> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_9> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_9> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_10> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_10> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_10> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_10> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_11> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_11> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_11> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_11> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_12> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_12> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_12> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_12> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_13> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_13> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_13> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_13> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_14> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_14> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_14> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_14> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_15> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_15> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_15> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_15> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_16> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_16> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_16> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_16> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_17> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_17> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_17> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_17> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_18> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_18> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_18> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_18> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_19> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_19> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_19> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_19> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_20> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_20> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_20> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_20> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_21> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_21> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_21> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_21> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_22> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_22> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_22> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_22> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_23> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_23> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_23> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_23> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_24> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_24> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_24> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_24> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_25> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_25> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_25> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_25> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/single_data_error_26> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/double_data_error_26> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/single_data_error_26> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/double_data_error_26> (without init value) has a constant value of 0 in block <ddr_sdram_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_realign_bytes_0/push_in_d1_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_realign_bytes_0/push_in_d1_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_realign_bytes_0/push_in_d1_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_realign_bytes_0/push_in_d1_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_realign_bytes_0/data_in_d1_79> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_realign_bytes_0/data_in_d1_39> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_err_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_err_0_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_rden_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_rden_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_rden_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_rden_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_4_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_4_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_4_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_4_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_4_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_4_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_4_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_4_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_4_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_4_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_4_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/dbg_gate_tap_cnt_4_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/mpmc_ecc_control_0/Force_Error_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/mpmc_ecc_control_0/Force_Error_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/mpmc_ecc_control_0/Force_Error_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/mpmc_ecc_control_0/Encode_En> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_7> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_6> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_6> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_7> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_8> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_9> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.PhyIF_Ctrl_InitDone_d1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replicate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort/data_d2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_W/data_d1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_DW/data_d1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_CL4/data_d1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_7> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_6> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_PhyIF_Force_DM_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h3_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h2_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_plb_busy_reg> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/I_SRL_FIFO_BUF/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_64_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/I_SRL_FIFO_BUF/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/I_SRL_FIFO_BUF/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_31> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_30> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_23> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_22> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_21> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_20> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_19> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_18> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_17> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_16> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_15> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_14> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_13> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_12> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_11> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_10> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_9> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_8> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_7> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_6> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_5> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_4> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_3> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_1> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sync_rst_i> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/Rst_tocore_2> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/shift_ce_reg> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_0/shift_ce_i> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/PhyIF_DP_WrFIFO_Pop_d1> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/PhyIF_DP_WrFIFO_Pop_d2> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/PhyIF_DP_WrFIFO_Pop_d3> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/shift_ce_reg> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/gen_ecc_ddr.mpmc_ecc_encode_1/shift_ce_i> is unconnected in block <ddr_sdram_0_wrapper>.
WARNING:Xst:2677 - Node <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/rnw_i_0> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.

Mapping all equations...
WARNING:Xst:2677 - Node <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_24> of sequential type is unconnected in block <ddr_sdram_0_wrapper>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_complete_d1> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_start_0/ctrl_complete_d1> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_complete_i1> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_0> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_2> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_4> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_6> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_8> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_10> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_12> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_14> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_16> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_18>
   <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_20> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_22> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_24> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_26> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_28> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_30> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_1> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_3> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_5> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_7> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_9> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_11> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_13> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_15> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_17> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_19>
   <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_21> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_23> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_25> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_27> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_29> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_31> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_32> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_34> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_36> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_38> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_40> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_42> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_44> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_46> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_48> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_50>
   <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_52> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_54> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_56> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_58> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_60> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_62> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_33> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_35> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_37> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_39> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_41> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_43> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_45> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_47> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_49> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_51>
   <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_53> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_55> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_57> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_59> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_61> <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Data_i_63> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_doing_brst32_reg> in Unit <ddr_sdram_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_doing_burst_s_h> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_62> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_60> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_58> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_56> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_54> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_52>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_50> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_48> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_46> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_44> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_42> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_40> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_38>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_36> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_34> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_32> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_63> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_61> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_59> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_57> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_55> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_53>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_51> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_49> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_47> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_45> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_43> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_41> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_39>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_37> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_35> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_33> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_30> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_28> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_26> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_24> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_22> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_20>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_18> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_16> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_14> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_12> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_10> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_8> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_6>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_4> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_2> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_31> in Unit <ddr_sdram_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_29> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_27> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_25> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_23> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_21>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_19> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_17> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_15> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_13> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_11> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_9> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_7>
   <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_5> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_3> <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_1> 
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r2> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_rst_n_r> cannot be satisfied
FlipFlop DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1 has been replicated 14 time(s)
FlipFlop DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0 has been replicated 1 time(s)
FlipFlop DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q has been replicated 1 time(s)
FlipFlop DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg has been replicated 1 time(s)
FlipFlop DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg has been replicated 1 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/phy_init_done has been replicated 1 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_0 has been replicated 16 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_1 has been replicated 17 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_2 has been replicated 16 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/init_cnt_r_3 has been replicated 14 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1 has been replicated 39 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2 has been replicated 39 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r1 has been replicated 4 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_oe_n_180_r2 has been replicated 4 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r1 has been replicated 4 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_n_180_r2 has been replicated 4 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2 has been replicated 3 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_3 has been replicated 5 time(s)
FlipFlop DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_4 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <ddr_sdram_0_wrapper> :
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.Ctrl_Is_Write_i>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_tmp_d1a>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/PhyIF_Ctrl_InitDone_270>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/InitDone_i>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_4>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/gen_ctrl_out_ecc.cal_write_d2>.
	Found 16-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/calib_start_2>.
	Found 15-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/calib_start_shift3_r_15>.
	Found 15-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_init/calib_start_shift0_r_15>.
	Found 5-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/calib_rden_mux_r_5>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/rden_stages_r_11>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/PhyIF_DP_RdFIFO_Push_RMW>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_RMW_d3>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_63>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_62>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_31>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/InitData_r_30>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/debug_ctrl_read_ack_d3>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_3_1>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_3_2>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_3_3>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_4_1>.
	Found 2-bit shift register for signal <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/wr_stages_4_2>.
Unit <ddr_sdram_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3244
 Flip-Flops                                            : 3244
# Shift Registers                                      : 28
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 23
 5-bit shift register                                  : 1

=========================================================================
INFO:Xst:2146 - In block <ddr_sdram_0_wrapper>, Shifter <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_3_4> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_3_5> are equivalent, XST will keep only <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_3>.
INFO:Xst:2146 - In block <ddr_sdram_0_wrapper>, Shifter <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_2_3> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_2_2> <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_2_1> are equivalent, XST will keep only <DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/Mshreg_wr_stages_2_3>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ddr_sdram_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 13685

Cell Usage :
# BELS                             : 2942
#      BUF                         : 14
#      GND                         : 1
#      INV                         : 84
#      LUT1                        : 109
#      LUT2                        : 193
#      LUT3                        : 453
#      LUT4                        : 324
#      LUT5                        : 382
#      LUT6                        : 867
#      MUXCY                       : 196
#      MUXCY_L                     : 5
#      MUXF7                       : 122
#      VCC                         : 1
#      XORCY                       : 191
# FlipFlops/Latches                : 3324
#      FD                          : 1258
#      FD_1                        : 19
#      FDC_1                       : 5
#      FDCPE                       : 22
#      FDE                         : 145
#      FDP                         : 5
#      FDPE                        : 40
#      FDR                         : 740
#      FDR_1                       : 12
#      FDRE                        : 739
#      FDRS                        : 158
#      FDRSE                       : 18
#      FDS                         : 92
#      FDS_1                       : 1
#      FDSE                        : 14
#      LD_1                        : 5
#      ODDR                        : 51
# RAMS                             : 5
#      RAMB16                      : 3
#      RAMB36SDP_EXP               : 2
# Shift Registers                  : 139
#      SRL16                       : 48
#      SRLC16E                     : 91
# IO Buffers                       : 51
#      IOBUF                       : 45
#      OBUF                        : 5
#      OBUFDS                      : 1
# Others                           : 98
#      BUFIO                       : 5
#      IDELAYCTRL                  : 3
#      IODELAY                     : 50
#      ISERDES_NODELAY             : 40
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx130tff1738-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3324  out of  81920     4%  
 Number of Slice LUTs:                 2551  out of  81920     3%  
    Number used as Logic:              2412  out of  81920     2%  
    Number used as Memory:              139  out of  25280     0%  
       Number used as SRL:              139

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4310
   Number with an unused Flip Flop:     986  out of   4310    22%  
   Number with an unused LUT:          1759  out of   4310    40%  
   Number of fully used LUT-FF pairs:  1565  out of   4310    36%  
   Number of unique control sets:       373

IO Utilization: 
 Number of IOs:                       13685
 Number of bonded IOBs:                  52  out of    840     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    298     1%  
    Number using Block RAM only:          4

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                    | Clock buffer(FF name)                                                                                                                    | Load  |
----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
MPMC_Clk0                                                                                                       | NONE(DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_phyif_initdata.PhyIF_Init_Push_i)                                                | 1877  |
MPMC_Clk90                                                                                                      | NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270)                                                         | 873   |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate)    | 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
MPMC_CTRL_Clk                                                                                                   | NONE(DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h)                               | 218   |
SPLB0_Clk                                                                                                       | NONE(DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/Sl_rdBTerm_to_plb)                      | 490   |
----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                          | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
N1056                                                                                                                                                                                                                                                          | NONE                                                                                                                                     | 58    |
DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i(DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i:Q)                                                                                                     | NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq)                                    | 40    |
DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                         | NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                              | 11    |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/en_dqs_sync(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_gate:DATAOUT)| NONE(DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_ff_gate_sync)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.188ns (Maximum Frequency: 192.752MHz)
   Minimum input arrival time before clock: 2.777ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 0.818ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk0'
  Clock period: 4.459ns (frequency: 224.266MHz)
  Total number of paths / destination ports: 14921 / 3322
-------------------------------------------------------------------------
Delay:               4.459ns (Levels of Logic = 10)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0 (RAM)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_addr_8 (FF)
  Source Clock:      MPMC_Clk0 rising
  Destination Clock: MPMC_Clk0 rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0 to DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_addr_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKA->DOA9     2   2.180   0.485  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0 (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_bram_out<9>)
     LUT2:I1->O            3   0.094   0.721  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/gen_ctrl_bram_addr_ecc_ctrl_skip_value_tmp<1>1 (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/gen_ctrl_bram_addr_ecc_ctrl_skip_value_tmp<1>)
     LUT6:I3->O            1   0.094   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_lut<1> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_lut<1>)
     MUXCY:S->O            1   0.372   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<1> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<2> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<3> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<4> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<5> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<6> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<6>)
     MUXCY:CI->O           0   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<7> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_cy<7>)
     XORCY:CI->O           1   0.357   0.000  DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Maccum_ctrl_bram_addr_xor<8> (DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Result<8>)
     FDSE:D                   -0.018          DDR_SDRAM_0/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_addr_8
    ----------------------------------------
    Total                      4.459ns (3.253ns logic, 1.206ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk90'
  Clock period: 4.077ns (frequency: 245.278MHz)
  Total number of paths / destination ports: 5911 / 1172
-------------------------------------------------------------------------
Delay:               4.077ns (Levels of Logic = 4)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7 (FF)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0 (FF)
  Source Clock:      MPMC_Clk90 rising
  Destination Clock: MPMC_Clk90 rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7 to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   1.080  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_7)
     LUT6:I0->O            2   0.094   0.485  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/Mmux__COND_544_SW3 (N618)
     LUT3:I2->O            2   0.094   0.581  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/Mmux__COND_544 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/_COND_54)
     LUT6:I4->O           11   0.094   0.535  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0_not000111 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_9_not0001)
     LUT4:I3->O            1   0.094   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0_not00012 (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0_not0001)
     FDRE:CE                   0.213          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_phy_calib_gate.u_phy_calib/gate_dly_0
    ----------------------------------------
    Total                      4.077ns (1.060ns logic, 3.017ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_CTRL_Clk'
  Clock period: 4.722ns (frequency: 211.753MHz)
  Total number of paths / destination ports: 19175 / 451
-------------------------------------------------------------------------
Delay:               4.722ns (Levels of Logic = 6)
  Source:            DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_abus_reg_10 (FF)
  Destination:       DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy (FF)
  Source Clock:      MPMC_CTRL_Clk rising
  Destination Clock: MPMC_CTRL_Clk rising

  Data Path: DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_abus_reg_10 to DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.973  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_abus_reg_10 (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/plb_abus_reg_10)
     LUT5:I0->O            4   0.094   0.726  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/CS179 (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/CS179)
     LUT3:I0->O            2   0.094   0.485  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/CS1100 (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/N01)
     LUT6:I5->O           33   0.094   0.607  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[4].GEN_PLB_SHARED.MEM_SELECT_I/CS (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<4>)
     LUT5:I4->O            1   0.094   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/lut_out_1_not00001 (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/lut_out<1>)
     MUXCY:S->O            4   0.494   0.496  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/MORETHAN4_GEN.OR_GENERATE[1].REST.RESTMUX_I (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/address_match_early)
     LUT6:I5->O            1   0.094   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/sl_addrack_i_ns1 (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy_mux0000_norst)
     FDR:D                    -0.018          DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy
    ----------------------------------------
    Total                      4.722ns (1.435ns logic, 3.287ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB0_Clk'
  Clock period: 5.188ns (frequency: 192.752MHz)
  Total number of paths / destination ports: 16681 / 959
-------------------------------------------------------------------------
Delay:               5.188ns (Levels of Logic = 11)
  Source:            DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt_s_h_6 (FF)
  Destination:       DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0 (FF)
  Source Clock:      SPLB0_Clk rising
  Destination Clock: SPLB0_Clk rising

  Data Path: DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt_s_h_6 to DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   1.069  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt_s_h_6 (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt_s_h_6)
     LUT6:I0->O           11   0.094   0.631  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt<6>1 (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/xfer_wrdcnt<6>)
     LUT6:I4->O            9   0.094   0.524  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut<1>1 (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut<1>)
     LUT6:I5->O            1   0.094   0.710  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>_SW3 (N610)
     LUT6:I3->O            1   0.094   0.480  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>)
     LUT6:I5->O            1   0.094   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut<2> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut<2>)
     MUXCY:S->O            1   0.372   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<2> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<3> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<4> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<5> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<5>)
     MUXCY:CI->O           0   0.026   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<6> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<6>)
     XORCY:CI->O           1   0.357   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor<7> (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count7)
     FDRE:D                   -0.018          DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0
    ----------------------------------------
    Total                      5.188ns (1.774ns logic, 3.414ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 1325 / 693
-------------------------------------------------------------------------
Offset:              2.462ns (Levels of Logic = 29)
  Source:            DDR3_DQS_n<0> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_ECC_RdFIFO_Addr_precise_31 (FF)
  Destination Clock: MPMC_Clk0 rising

  Data Path: DDR3_DQS_n<0> to DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_ECC_RdFIFO_Addr_precise_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MUXCY:DI->O           1   0.362   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<4> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<5> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<6> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<7> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<8> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<9> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<10> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<11> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<12> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<13> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<14> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<15> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<16> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<17> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<18> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<19> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<20> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<21> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<22> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<23> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<24> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<25> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<26> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<27> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<28> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<29> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.026   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<30> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_cy<30>)
     XORCY:CI->O           1   0.357   0.973  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Madd_Ctrl_ECC_RdFIFO_Addr_precise_addsub0000_xor<31> (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_ECC_RdFIFO_Addr_precise_addsub0000<31>)
     LUT5:I0->O            1   0.094   0.000  DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_ECC_RdFIFO_Addr_precise_mux0000<31>1 (DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_ECC_RdFIFO_Addr_precise_mux0000<31>)
     FD:D                     -0.018          DDR_SDRAM_0/mpmc_core_0/gen_normal_phy_mapping.gen_ecc.ecc_top_0/Ctrl_ECC_RdFIFO_Addr_precise_31
    ----------------------------------------
    Total                      2.462ns (1.489ns logic, 0.973ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            DDR_DQS<0> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination Clock: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_DQS<0> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_iob_ddr1.u_iobuf_dqs (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_ibuf)
     LD_1:D                   -0.071          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            DDR_DQS<1> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination Clock: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_DQS<1> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_iob_ddr1.u_iobuf_dqs (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_ibuf)
     LD_1:D                   -0.071          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            DDR_DQS<2> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination Clock: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_DQS<2> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_iob_ddr1.u_iobuf_dqs (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_ibuf)
     LD_1:D                   -0.071          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            DDR_DQS<3> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination Clock: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_DQS<3> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_iob_ddr1.u_iobuf_dqs (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_ibuf)
     LD_1:D                   -0.071          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            DDR_DQS<4> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination Clock: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_DQS<4> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_iob_ddr1.u_iobuf_dqs (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_ibuf)
     LD_1:D                   -0.071          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk90'
  Total number of paths / destination ports: 198 / 198
-------------------------------------------------------------------------
Offset:              0.434ns (Levels of Logic = 0)
  Source:            DDR3_DQS_n<0> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm (FF)
  Destination Clock: MPMC_Clk90 rising

  Data Path: DDR3_DQS_n<0> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:D1                   0.434          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_oddr_dm
    ----------------------------------------
    Total                      0.434ns (0.434ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_CTRL_Clk'
  Total number of paths / destination ports: 316 / 200
-------------------------------------------------------------------------
Offset:              2.584ns (Levels of Logic = 7)
  Source:            DDR3_DQS_n<0> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17 (FF)
  Destination Clock: MPMC_CTRL_Clk rising

  Data Path: DDR3_DQS_n<0> to DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<0> (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<1> (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<2> (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<3> (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<3>)
     MUXCY:CI->O           6   0.254   0.507  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<4> (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<4>)
     LUT2:I1->O            3   0.094   0.491  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<5> (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/MPMC_CTRL_LOGIC_0/IP2Bus_RdAck_wg_cy<5>)
     LUT6:I5->O           50   0.094   0.467  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1 (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr)
     FDRE:R                    0.573          DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17
    ----------------------------------------
    Total                      2.584ns (1.119ns logic, 1.465ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB0_Clk'
  Total number of paths / destination ports: 508 / 207
-------------------------------------------------------------------------
Offset:              2.777ns (Levels of Logic = 3)
  Source:            SPLB0_PLB_PAValid (PAD)
  Destination:       DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg (FF)
  Destination Clock: SPLB0_Clk rising

  Data Path: SPLB0_PLB_PAValid to DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.094   1.069  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000024_SW0 (N720)
     LUT6:I0->O            1   0.094   0.973  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000024 (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000024)
     LUT6:I1->O            1   0.094   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_rstpot1 (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_rstpot)
     FD:D                     -0.018          DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg
    ----------------------------------------
    Total                      2.777ns (0.735ns logic, 2.042ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 47 / 31
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/u_oddr_dqs (FF)
  Destination:       DDR_DQS<4> (PAD)
  Source Clock:      MPMC_Clk0 falling

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/u_oddr_dqs to DDR_DQS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/u_oddr_dqs (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_out)
     IOBUF:I->IO               2.452          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_iob_ddr1.u_iobuf_dqs (DDR_DQS<4>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB0_Clk'
  Total number of paths / destination ports: 141 / 141
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg (FF)
  Destination:       SPLB0_Sl_rearbitrate (PAD)
  Source Clock:      SPLB0_Clk rising

  Data Path: DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg to SPLB0_Sl_rearbitrate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.471   0.000  DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg (DDR_SDRAM_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_CTRL_Clk'
  Total number of paths / destination ports: 135 / 135
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy (FF)
  Destination:       MPMC_CTRL_Sl_addrAck (PAD)
  Source Clock:      MPMC_CTRL_Clk rising

  Data Path: DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy to MPMC_CTRL_Sl_addrAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            105   0.471   0.000  DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy (DDR_SDRAM_0/mpmc_ctrl_inst.mpmc_ctrl_if_0/PLBV46_SLAVE_SINGLE_0/I_SLAVE_ATTACHMENT/set_sl_busy)
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk90'
  Total number of paths / destination ports: 280 / 240
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq (FF)
  Destination:       DDR_DQ<39> (PAD)
  Source Clock:      MPMC_Clk90 rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq to DDR_DQ<39>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_oddr_dq (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_iobuf_dq (DDR_DQ<39>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.068ns (Levels of Logic = 0)
  Source:            DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (LATCH)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN (PAD)
  Source Clock:      DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gate_dqs rising

  Data Path: DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs:DATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.732   0.336  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/dqs_comb)
    IODELAY:DATAIN             0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_idelay_dqs
    ----------------------------------------
    Total                      1.068ns (0.732ns logic, 0.336ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5616 / 5440
-------------------------------------------------------------------------
Delay:               0.818ns (Levels of Logic = 1)
  Source:            DDR_DQ<0> (PAD)
  Destination:       DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:IDATAIN (PAD)

  Data Path: DDR_DQ<0> to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   0.818   0.000  DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_iobuf_dq (DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/dq_in)
    IODELAY:IDATAIN            0.000          DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq
    ----------------------------------------
    Total                      0.818ns (0.818ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_ba[1].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_ba[0].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[13].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[12].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[11].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[10].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[9].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[8].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[7].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[6].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[5].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[4].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[3].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[2].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[1].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_addr[0].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[1].u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0].u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/u_ff_we_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/u_ff_cas_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_ctl_io/u_ff_ras_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/gen_dqs_gate.u_dqs_gate.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[0].gen_phy_dqs_iob_gate.u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[1].gen_phy_dqs_iob_gate.u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[2].gen_phy_dqs_iob_gate.u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[3].gen_phy_dqs_iob_gate.u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dqs[4].gen_phy_dqs_iob_gate.u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[3].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[4].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[5].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[6].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[7].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[8].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[9].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[12].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[13].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[14].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[15].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[16].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[17].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[18].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[19].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[21].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[22].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[23].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[24].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[25].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[26].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[27].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[28].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[32].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[33].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[34].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[35].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[36].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[37].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[38].u_iob_dq/u_tri_state_dq.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR_SDRAM_0/mpmc_core_0/gen_v5_ddr_phy.mpmc_phy_if_0/u_phy_io/gen_dq[39].u_iob_dq/u_tri_state_dq.


Total REAL time to Xst completion: 219.00 secs
Total CPU time to Xst completion: 131.05 secs
 
--> 


Total memory usage is 716136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2971 (   0 filtered)
Number of infos    :  382 (   0 filtered)

