{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733741466286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733741466286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 17:51:05 2024 " "Processing started: Mon Dec  9 17:51:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733741466286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741466286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741466286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733741466495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733741466496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_comp " "Found entity 1: xor_comp" {  } { { "RISC_V/xor_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "RISC_V/xor_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wrapper_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_mod2 " "Found entity 1: wrapper_mod2" {  } { { "RISC_V/wrapper_mod2.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wrapper_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wb_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_cycle " "Found entity 1: wb_cycle" {  } { { "RISC_V/wb_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wb_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sub_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_comp " "Found entity 1: sub_comp" {  } { { "RISC_V/sub_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/store_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_inst " "Found entity 1: store_inst" {  } { { "RISC_V/store_inst.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/srl_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_32bit " "Found entity 1: srl_32bit" {  } { { "RISC_V/srl_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sra_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32bit " "Found entity 1: sra_32bit" {  } { { "RISC_V/sra_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/slt_sltu_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt_sltu_comp " "Found entity 1: slt_sltu_comp" {  } { { "RISC_V/slt_sltu_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_overflow " "Found entity 1: shift_overflow" {  } { { "RISC_V/shift_overflow.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_left_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_32bit " "Found entity 1: shift_left_32bit" {  } { { "RISC_V/shift_left_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_comp " "Found entity 1: shift_comp" {  } { { "RISC_V/shift_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RISC_V/regfile.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pipeline_riscv_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_riscv_mod2 " "Found entity 1: pipeline_riscv_mod2" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_comp " "Found entity 1: or_comp" {  } { { "RISC_V/or_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "RISC_V/or_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux10to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10to1_32bit " "Found entity 1: mux10to1_32bit" {  } { { "RISC_V/mux10to1_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux10to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux3to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Found entity 1: mux3to1_32bit" {  } { { "RISC_V/mux3to1_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux3to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "RISC_V/mux2to1_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux2to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_5bitlow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_5BITLOW " "Found entity 1: MUX2TO1_5BITLOW" {  } { { "RISC_V/MUX2TO1_5BITLOW.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1BIT " "Found entity 1: MUX2TO1_1BIT" {  } { { "RISC_V/MUX2TO1_1BIT.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mem_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cycle " "Found entity 1: mem_cycle" {  } { { "RISC_V/mem_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_slave " "Found entity 1: mag_comparator_4bit_slave" {  } { { "RISC_V/mag_comparator_4bit_slave.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_master " "Found entity 1: mag_comparator_4bit_master" {  } { { "RISC_V/mag_comparator_4bit_master.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/load_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_inst " "Found entity 1: load_inst" {  } { { "RISC_V/load_inst.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/inverter_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverter_32bit " "Found entity 1: inverter_32bit" {  } { { "RISC_V/inverter_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/inverter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "RISC_V/imm_gen.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fulladder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "RISC_V/fulladder_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fulladder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/forward_ctr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctr_unit " "Found entity 1: forward_ctr_unit" {  } { { "RISC_V/forward_ctr_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/forward_ctr_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fetch_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "RISC_V/fetch_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/execute_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "RISC_V/execute_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem.sv(106) " "Verilog HDL information at dmem.sv(106): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733741470313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "RISC_V/decode_hex.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "RISC_V/decode_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/d_ff_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit " "Found entity 1: D_FF_32bit" {  } { { "RISC_V/D_FF_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/D_FF_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "RISC_V/ctrl_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_un.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_Un " "Found entity 1: Comparator_Un" {  } { { "RISC_V/Comparator_Un.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_S " "Found entity 1: Comparator_S" {  } { { "RISC_V/Comparator_S.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "RISC_V/comparator_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/comparator_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/check_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_mux " "Found entity 1: check_mux" {  } { { "RISC_V/check_mux.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/check_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_detect_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_detect_unit " "Found entity 1: branch_detect_unit" {  } { { "RISC_V/branch_detect_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_detect_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comparator " "Found entity 1: branch_comparator" {  } { { "RISC_V/branch_comparator.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_comp " "Found entity 1: and_comp" {  } { { "RISC_V/and_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "RISC_V/and_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/alu_component.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "RISC_V/alu_component.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "RISC_V/adder_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "RISC_V/adder_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/add_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_comp " "Found entity 1: add_comp" {  } { { "RISC_V/add_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/add_comp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_start_bit_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_start_bit_detect " "Found entity 1: uart_start_bit_detect" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO " "Found entity 1: transmit_FIFO" {  } { { "transmit_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer_validate.sv 1 1 " "Found 1 design units, including 1 entities, in source file transfer_validate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transfer_validate " "Found entity 1: transfer_validate" {  } { { "transfer_validate.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/transfer_validate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver4.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver4 " "Found entity 1: test_ver4" {  } { { "test_ver4.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver3.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver3 " "Found entity 1: test_ver3" {  } { { "test_ver3.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver2 " "Found entity 1: test_ver2" {  } { { "test_ver2.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_apb_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AHB_SLAVE " "Found entity 1: tb_AHB_SLAVE" {  } { { "tb_ahb_apb_bridge.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_ahb_apb_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_wr " "Found entity 1: shift_register_wr" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_rd " "Found entity 1: shift_register_rd" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sel_Clk " "Found entity 1: Sel_Clk" {  } { { "Sel_Clk.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Sel_Clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_enable_only.sv(13) " "Verilog HDL information at register_enable_only.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "register_enable_only.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733741470331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_enable_only.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_enable_only.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_enable_only " "Found entity 1: register_enable_only" {  } { { "register_enable_only.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive_FIFO " "Found entity 1: receive_FIFO" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_4bit " "Found entity 1: mux4to1_4bit" {  } { { "mux4to1_4bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/mux4to1_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1bit " "Found entity 1: MUX2TO1_1bit" {  } { { "MUX2TO1_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/MUX2TO1_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_apb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_apb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_APB " "Found entity 1: FSM_APB" {  } { { "FSM_APB.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_APB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_AHB " "Found entity 1: FSM_AHB" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_AHB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdatalength.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderdatalength.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDataLength " "Found entity 1: EncoderDataLength" {  } { { "EncoderDataLength.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderDataLength.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderaddressbehave.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderAddressBehave " "Found entity 1: EncoderAddressBehave" {  } { { "EncoderAddressBehave.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderAddressBehave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "DIVIDER.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datalengthdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file datalengthdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataLengthDecoder " "Found entity 1: DataLengthDecoder" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64bit " "Found entity 1: D_FF_64bit" {  } { { "D_FF_64bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_32bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit_with_Sel " "Found entity 1: D_FF_32bit_with_Sel" {  } { { "D_FF_32bit_with_Sel.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_32bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_12bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_12bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_12bit " "Found entity 1: D_FF_12bit" {  } { { "D_FF_12bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_12bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_8bit " "Found entity 1: D_FF_8bit" {  } { { "D_FF_8bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_4BIT " "Found entity 1: D_FF_4BIT" {  } { { "D_FF_4BIT.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_4BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit_with_Sel " "Found entity 1: D_FF_1bit_with_Sel" {  } { { "D_FF_1bit_with_Sel.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit " "Found entity 1: D_FF_1bit" {  } { { "D_FF_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_fsm_wr_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_fsm_wr_rd " "Found entity 1: custom_fsm_wr_rd" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_unsigned_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_unsigned_32bit " "Found entity 1: comparator_unsigned_32bit" {  } { { "comparator_unsigned_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/comparator_unsigned_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_bit " "Found entity 1: comparator_bit" {  } { { "comparator_bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/comparator_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_counter_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_unit " "Found entity 1: bit_counter_unit" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/bit_counter_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "bcdtohex.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/bcdtohex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR " "Found entity 1: BAUD_RATE_GENERATOR" {  } { { "BAUD_RATE_GENERATOR.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_divisor " "Found entity 1: baud_rate_divisor" {  } { { "baud_rate_divisor.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/baud_rate_divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_APB_UART " "Found entity 1: testbench_APB_UART" {  } { { "apb_uart_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_UART " "Found entity 1: APB_UART" {  } { { "APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_MASTER " "Found entity 1: APB_MASTER" {  } { { "APB_MASTER.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_interface " "Found entity 1: apb_interface" {  } { { "apb_interface.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE " "Found entity 1: AHB_SLAVE" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_busmatrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_BusMatrix " "Found entity 1: AHB_BusMatrix" {  } { { "AHB_BusMatrix.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_BusMatrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_APB_UART " "Found entity 1: AHB_APB_UART" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decode " "Found entity 1: address_decode" {  } { { "address_decode.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/address_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470350 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Thesis_Project.sv(111) " "Verilog HDL Expression warning at Thesis_Project.sv(111): truncated literal to match 20 bits" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1733741470350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thesis_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file thesis_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Thesis_Project " "Found entity 1: Thesis_Project" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.sv(81) " "Verilog HDL warning at ram.sv(81): extended using \"x\" or \"z\"" {  } { { "ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733741470351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram " "Found entity 1: tb_ram" {  } { { "ram_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR_tb " "Found entity 1: BAUD_RATE_GENERATOR_tb" {  } { { "tb_baud_rate_generator.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_baud_rate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "arbiter_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO_tb " "Found entity 1: transmit_FIFO_tb" {  } { { "transmit_FIFO_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_receive_FIFO " "Found entity 1: tb_receive_FIFO" {  } { { "tb_receive_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_read_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_read_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_read_memory " "Found entity 1: fifo_read_memory" {  } { { "fifo_read_memory.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/fifo_read_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick " "Found entity 1: d_ff_trick" {  } { { "d_ff_trick.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/d_ff_trick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick_tb " "Found entity 1: d_ff_trick_tb" {  } { { "d_ff_trick_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/d_ff_trick_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver5.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver5 " "Found entity 1: test_ver5" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_5bit " "Found entity 1: compare_5bit" {  } { { "compare_5bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/compare_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "encoder_method.sv(43) " "Verilog HDL information at encoder_method.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_method.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733741470359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_method.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_method.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_method " "Found entity 1: encoder_method" {  } { { "encoder_method.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave_if " "Found entity 1: ahb_slave_if" {  } { { "ahb_slave_if.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ahb_slave_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_master_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_master_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ahb_master " "Found entity 1: tb_ahb_master" {  } { { "tb_ahb_master_ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_ahb_master_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sram " "Found entity 1: tb_sram" {  } { { "tb_sram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_sram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_interface_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_interface_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interface_signal " "Found entity 1: ctrl_interface_signal" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_1bit " "Found entity 1: or_1bit" {  } { { "or_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/or_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file priority_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_selector " "Found entity 1: priority_selector" {  } { { "priority_selector.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/priority_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_priority_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_priority_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_priority_selector " "Found entity 1: tb_priority_selector" {  } { { "tb_priority_selector.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_priority_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file error_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 error_ram " "Found entity 1: error_ram" {  } { { "error_ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/error_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_error_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_error_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_error_ram " "Found entity 1: tb_error_ram" {  } { { "tb_error_ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_error_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733741470365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_used bit_counter_unit.sv(30) " "Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for \"bit_used\"" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/bit_counter_unit.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notempty APB_UART.sv(385) " "Verilog HDL Implicit Net warning at APB_UART.sv(385): created implicit net for \"notempty\"" {  } { { "APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWDATA test_ver5.sv(80) " "Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for \"PWDATA\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_tx_detect test_ver5.sv(84) " "Verilog HDL Implicit Net warning at test_ver5.sv(84): created implicit net for \"error_tx_detect\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div16 test_ver5.sv(90) " "Verilog HDL Implicit Net warning at test_ver5.sv(90): created implicit net for \"clk_div16\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state_i test_ver5.sv(106) " "Verilog HDL Implicit Net warning at test_ver5.sv(106): created implicit net for \"state_i\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state test_ver5.sv(110) " "Verilog HDL Implicit Net warning at test_ver5.sv(110): created implicit net for \"state\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733741470397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Thesis_Project Thesis_Project:THESIS_PROJECT_BLOCK " "Elaborating entity \"Thesis_Project\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\"" {  } { { "wrapper.sv" "THESIS_PROJECT_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT\"" {  } { { "Thesis_Project.sv" "MUX_SELECT_HEX_DISPLAYMENT" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_riscv_mod2 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2 " "Elaborating entity \"pipeline_riscv_mod2\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\"" {  } { { "Thesis_Project.sv" "PIPELINE_RISCV_MOD2" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance " "Elaborating entity \"fetch_cycle\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "IF_instance" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst " "Elaborating entity \"D_FF_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\"" {  } { { "RISC_V/fetch_cycle.sv" "PC_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst " "Elaborating entity \"adder_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\"" {  } { { "RISC_V/fetch_cycle.sv" "FA_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_1bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|fulladder_1bit:gen_fulladder32_low\[0\].fulladder_inst_0 " "Elaborating entity \"fulladder_1bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|fulladder_1bit:gen_fulladder32_low\[0\].fulladder_inst_0\"" {  } { { "RISC_V/adder_32bit.sv" "gen_fulladder32_low\[0\].fulladder_inst_0" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|adder_1bit:adder_inst " "Elaborating entity \"adder_1bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|adder_1bit:adder_inst\"" {  } { { "RISC_V/adder_32bit.sv" "adder_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst " "Elaborating entity \"imem\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\"" {  } { { "RISC_V/fetch_cycle.sv" "i_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470413 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "47 0 2047 imem.sv(15) " "Verilog HDL warning at imem.sv(15): number of words (47) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1733741470419 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst imem.sv(19) " "Verilog HDL Always Construct warning at imem.sv(19): inferring latch(es) for variable \"inst\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470488 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(7) " "Net \"mem.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(7) " "Net \"mem.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(7) " "Net \"mem.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[0\] imem.sv(23) " "Inferred latch for \"inst\[0\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[1\] imem.sv(23) " "Inferred latch for \"inst\[1\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[2\] imem.sv(23) " "Inferred latch for \"inst\[2\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[3\] imem.sv(23) " "Inferred latch for \"inst\[3\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[4\] imem.sv(23) " "Inferred latch for \"inst\[4\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[5\] imem.sv(23) " "Inferred latch for \"inst\[5\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[6\] imem.sv(23) " "Inferred latch for \"inst\[6\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[7\] imem.sv(23) " "Inferred latch for \"inst\[7\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[8\] imem.sv(23) " "Inferred latch for \"inst\[8\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[9\] imem.sv(23) " "Inferred latch for \"inst\[9\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[10\] imem.sv(23) " "Inferred latch for \"inst\[10\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[11\] imem.sv(23) " "Inferred latch for \"inst\[11\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[12\] imem.sv(23) " "Inferred latch for \"inst\[12\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470498 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[13\] imem.sv(23) " "Inferred latch for \"inst\[13\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[14\] imem.sv(23) " "Inferred latch for \"inst\[14\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[15\] imem.sv(23) " "Inferred latch for \"inst\[15\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[16\] imem.sv(23) " "Inferred latch for \"inst\[16\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[17\] imem.sv(23) " "Inferred latch for \"inst\[17\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[18\] imem.sv(23) " "Inferred latch for \"inst\[18\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[19\] imem.sv(23) " "Inferred latch for \"inst\[19\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[20\] imem.sv(23) " "Inferred latch for \"inst\[20\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[21\] imem.sv(23) " "Inferred latch for \"inst\[21\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[22\] imem.sv(23) " "Inferred latch for \"inst\[22\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[23\] imem.sv(23) " "Inferred latch for \"inst\[23\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[24\] imem.sv(23) " "Inferred latch for \"inst\[24\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[25\] imem.sv(23) " "Inferred latch for \"inst\[25\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[26\] imem.sv(23) " "Inferred latch for \"inst\[26\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[27\] imem.sv(23) " "Inferred latch for \"inst\[27\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[28\] imem.sv(23) " "Inferred latch for \"inst\[28\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[29\] imem.sv(23) " "Inferred latch for \"inst\[29\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[30\] imem.sv(23) " "Inferred latch for \"inst\[30\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[31\] imem.sv(23) " "Inferred latch for \"inst\[31\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470499 "|wrapper|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance " "Elaborating entity \"decode_cycle\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "ID_instance" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|regfile:regfile_inst\"" {  } { { "RISC_V/decode_cycle.sv" "regfile_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst " "Elaborating entity \"imm_gen\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\"" {  } { { "RISC_V/decode_cycle.sv" "imm_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470522 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "imm_gen.sv(34) " "Verilog HDL Case Statement information at imm_gen.sv(34): all case item expressions in this case statement are onehot" {  } { { "RISC_V/imm_gen.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv" 34 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470522 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_1BIT Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_1BIT:Comp1 " "Elaborating entity \"MUX2TO1_1BIT\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_1BIT:Comp1\"" {  } { { "RISC_V/imm_gen.sv" "Comp1" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470522 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX2TO1_1BIT.sv(9) " "Verilog HDL Case Statement information at MUX2TO1_1BIT.sv(9): all case item expressions in this case statement are onehot" {  } { { "RISC_V/MUX2TO1_1BIT.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470523 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_5BITLOW Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_5BITLOW:Comp2 " "Elaborating entity \"MUX2TO1_5BITLOW\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_5BITLOW:Comp2\"" {  } { { "RISC_V/imm_gen.sv" "Comp2" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470523 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX2TO1_5BITLOW.sv(22) " "Verilog HDL Case Statement information at MUX2TO1_5BITLOW.sv(22): all case item expressions in this case statement are onehot" {  } { { "RISC_V/MUX2TO1_5BITLOW.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470523 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|ctrl_unit:ctr_inst " "Elaborating entity \"ctrl_unit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|ctrl_unit:ctr_inst\"" {  } { { "RISC_V/decode_cycle.sv" "ctr_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_cycle Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance " "Elaborating entity \"execute_cycle\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "EX_instance" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_comparator Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst " "Elaborating entity \"branch_comparator\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\"" {  } { { "RISC_V/execute_cycle.sv" "brc_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok branch_comparator.sv(17) " "Verilog HDL or VHDL warning at branch_comparator.sv(17): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/branch_comparator.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470527 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_Un Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned " "Elaborating entity \"Comparator_Un\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\"" {  } { { "RISC_V/branch_comparator.sv" "Unsigned" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok Comparator_Un.sv(21) " "Verilog HDL or VHDL warning at Comparator_Un.sv(21): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/Comparator_Un.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470528 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_comparator_4bit_master Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_master:master_inst " "Elaborating entity \"mag_comparator_4bit_master\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_master:master_inst\"" {  } { { "RISC_V/Comparator_Un.sv" "master_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_comparator_4bit_slave Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_slave:gen_compare32\[0\].slave_inst " "Elaborating entity \"mag_comparator_4bit_slave\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_slave:gen_compare32\[0\].slave_inst\"" {  } { { "RISC_V/Comparator_Un.sv" "gen_compare32\[0\].slave_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_S Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_S:Signed " "Elaborating entity \"Comparator_S\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_S:Signed\"" {  } { { "RISC_V/branch_comparator.sv" "Signed" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok Comparator_S.sv(21) " "Verilog HDL or VHDL warning at Comparator_S.sv(21): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/Comparator_S.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470539 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|mux3to1_32bit:select_a_inst " "Elaborating entity \"mux3to1_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|mux3to1_32bit:select_a_inst\"" {  } { { "RISC_V/execute_cycle.sv" "select_a_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_component Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst " "Elaborating entity \"alu_component\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\"" {  } { { "RISC_V/execute_cycle.sv" "alu_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|add_comp:add_func " "Elaborating entity \"add_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|add_comp:add_func\"" {  } { { "RISC_V/alu_component.sv" "add_func" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func " "Elaborating entity \"sub_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func\"" {  } { { "RISC_V/alu_component.sv" "sub_func" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func\|inverter_32bit:inv_inst " "Elaborating entity \"inverter_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func\|inverter_32bit:inv_inst\"" {  } { { "RISC_V/sub_comp.sv" "inv_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_sltu_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func " "Elaborating entity \"slt_sltu_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func\"" {  } { { "RISC_V/alu_component.sv" "sl_func" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok slt_sltu_comp.sv(20) " "Verilog HDL or VHDL warning at slt_sltu_comp.sv(20): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/slt_sltu_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470571 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func\|comparator_32bit:comparator_inst " "Elaborating entity \"comparator_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func\|comparator_32bit:comparator_inst\"" {  } { { "RISC_V/slt_sltu_comp.sv" "comparator_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func " "Elaborating entity \"xor_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func\"" {  } { { "RISC_V/alu_component.sv" "xor_func" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func\|xor_32bit:xor_inst " "Elaborating entity \"xor_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func\|xor_32bit:xor_inst\"" {  } { { "RISC_V/xor_comp.sv" "xor_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func " "Elaborating entity \"or_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func\"" {  } { { "RISC_V/alu_component.sv" "or_func" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func\|or_32bit:or_inst " "Elaborating entity \"or_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func\|or_32bit:or_inst\"" {  } { { "RISC_V/or_comp.sv" "or_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func " "Elaborating entity \"and_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func\"" {  } { { "RISC_V/alu_component.sv" "and_func" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func\|and_32bit:and_inst " "Elaborating entity \"and_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func\|and_32bit:and_inst\"" {  } { { "RISC_V/and_comp.sv" "and_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_comp Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp " "Elaborating entity \"shift_comp\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\"" {  } { { "RISC_V/alu_component.sv" "shift_comp" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_left_32bit:sll_inst " "Elaborating entity \"shift_left_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_left_32bit:sll_inst\"" {  } { { "RISC_V/shift_comp.sv" "sll_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok shift_left_32bit.sv(31) " "Verilog HDL or VHDL warning at shift_left_32bit.sv(31): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/shift_left_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470586 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|srl_32bit:srl_inst " "Elaborating entity \"srl_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|srl_32bit:srl_inst\"" {  } { { "RISC_V/shift_comp.sv" "srl_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok srl_32bit.sv(38) " "Verilog HDL or VHDL warning at srl_32bit.sv(38): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/srl_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470589 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|sra_32bit:sra_inst " "Elaborating entity \"sra_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|sra_32bit:sra_inst\"" {  } { { "RISC_V/shift_comp.sv" "sra_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok sra_32bit.sv(44) " "Verilog HDL or VHDL warning at sra_32bit.sv(44): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/sra_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470594 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_overflow Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst " "Elaborating entity \"shift_overflow\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst\"" {  } { { "RISC_V/shift_comp.sv" "result_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok shift_overflow.sv(23) " "Verilog HDL or VHDL warning at shift_overflow.sv(23): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/shift_overflow.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470597 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_mux Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst\|check_mux:over_select " "Elaborating entity \"check_mux\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst\|check_mux:over_select\"" {  } { { "RISC_V/shift_overflow.sv" "over_select" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10to1_32bit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|mux10to1_32bit:select_inst " "Elaborating entity \"mux10to1_32bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|mux10to1_32bit:select_inst\"" {  } { { "RISC_V/alu_component.sv" "select_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_cycle Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance " "Elaborating entity \"mem_cycle\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "MEM_instance" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\"" {  } { { "RISC_V/mem_cycle.sv" "dmem_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470619 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dmem.sv(128) " "Verilog HDL Case Statement warning at dmem.sv(128): can't check case statement for completeness because the case expression has too many possible states" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 128 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dmem.sv(206) " "Verilog HDL Case Statement warning at dmem.sv(206): can't check case statement for completeness because the case expression has too many possible states" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 206 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_inst Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|load_inst:LOAD_DAT " "Elaborating entity \"load_inst\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|load_inst:LOAD_DAT\"" {  } { { "RISC_V/dmem.sv" "LOAD_DAT" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470628 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "load_inst.sv(18) " "Verilog HDL Case Statement information at load_inst.sv(18): all case item expressions in this case statement are onehot" {  } { { "RISC_V/load_inst.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470629 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_inst Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|store_inst:STORE_DAT " "Elaborating entity \"store_inst\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|store_inst:STORE_DAT\"" {  } { { "RISC_V/dmem.sv" "STORE_DAT" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470629 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "store_inst.sv(18) " "Verilog HDL Case Statement information at store_inst.sv(18): all case item expressions in this case statement are onehot" {  } { { "RISC_V/store_inst.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470629 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cycle Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|wb_cycle:WB_instance " "Elaborating entity \"wb_cycle\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|wb_cycle:WB_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "WB_instance" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctr_unit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|forward_ctr_unit:fwr_inst " "Elaborating entity \"forward_ctr_unit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|forward_ctr_unit:fwr_inst\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "fwr_inst" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_detect_unit Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|branch_detect_unit:stage_rst_instance " "Elaborating entity \"branch_detect_unit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|branch_detect_unit:stage_rst_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "stage_rst_instance" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_APB_UART Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK " "Elaborating entity \"AHB_APB_UART\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\"" {  } { { "Thesis_Project.sv" "AHB_APB_UART_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_SLAVE Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE " "Elaborating entity \"AHB_SLAVE\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\"" {  } { { "AHB_APB_UART.sv" "AHB_APB_BRIDGE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470634 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HTRANS_ERROR AHB_SLAVE.sv(92) " "Verilog HDL Always Construct warning at AHB_SLAVE.sv(92): variable \"HTRANS_ERROR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470635 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_AHB Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine " "Elaborating entity \"FSM_AHB\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\"" {  } { { "AHB_SLAVE.sv" "State_machine" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDataLength Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK " "Elaborating entity \"EncoderDataLength\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK\"" {  } { { "AHB_SLAVE.sv" "ENCODER_DATA_LENGTH_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_enable_only Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|register_enable_only:RDATA_BLOCK " "Elaborating entity \"register_enable_only\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|register_enable_only:RDATA_BLOCK\"" {  } { { "AHB_SLAVE.sv" "RDATA_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1bit Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit:D_FF_PENABLE " "Elaborating entity \"D_FF_1bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit:D_FF_PENABLE\"" {  } { { "AHB_SLAVE.sv" "D_FF_PENABLE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1bit_with_Sel Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE " "Elaborating entity \"D_FF_1bit_with_Sel\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\"" {  } { { "AHB_SLAVE.sv" "D_FF_PWRITE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_method Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK " "Elaborating entity \"encoder_method\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\"" {  } { { "AHB_SLAVE.sv" "ENCODER_METHOD_ADDRESS_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_32bit_with_Sel Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK " "Elaborating entity \"D_FF_32bit_with_Sel\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK\"" {  } { { "AHB_SLAVE.sv" "D_FF_PADDR_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataLengthDecoder Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK " "Elaborating entity \"DataLengthDecoder\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\"" {  } { { "AHB_SLAVE.sv" "D_FF_PWDATA_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DataLengthDecoder.sv(41) " "Verilog HDL Case Statement information at DataLengthDecoder.sv(41): all case item expressions in this case statement are onehot" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PWDATA DataLengthDecoder.sv(75) " "Verilog HDL Always Construct warning at DataLengthDecoder.sv(75): variable \"PWDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWDATA DataLengthDecoder.sv(39) " "Verilog HDL Always Construct warning at DataLengthDecoder.sv(39): inferring latch(es) for variable \"PWDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[0\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[0\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[1\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[1\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[2\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[2\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[3\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[3\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[4\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[4\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[5\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[5\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[6\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[6\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[7\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[7\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[8\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[8\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[9\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[9\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[10\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[10\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[11\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[11\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[12\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[12\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[13\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[13\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[14\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[14\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[15\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[15\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[16\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[16\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[17\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[17\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[18\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[18\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[19\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[19\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[20\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[20\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[21\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[21\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[22\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[22\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[23\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[23\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[24\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[24\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[25\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[25\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[26\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[26\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[27\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[27\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[28\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[28\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[29\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[29\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[30\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[30\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[31\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[31\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470640 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APB_UART Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK " "Elaborating entity \"APB_UART\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\"" {  } { { "AHB_APB_UART.sv" "APB_UART_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_is_avail APB_UART.sv(61) " "Verilog HDL or VHDL warning at APB_UART.sv(61): object \"data_is_avail\" assigned a value but never read" {  } { { "APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470641 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_interface Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK " "Elaborating entity \"apb_interface\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\"" {  } { { "APB_UART.sv" "APB_INTERFACE_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470642 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_buffer_overrun apb_interface.sv(34) " "Output port \"rx_buffer_overrun\" at apb_interface.sv(34) has no driver" {  } { { "apb_interface.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733741470642 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_buffer_overrun apb_interface.sv(35) " "Output port \"tx_buffer_overrun\" at apb_interface.sv(35) has no driver" {  } { { "apb_interface.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733741470642 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_divisor Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK " "Elaborating entity \"baud_rate_divisor\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\"" {  } { { "apb_interface.sv" "BAUD_RATE_DIVISOR_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1bit Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|or_1bit:OR_GATE_BLOCK_1 " "Elaborating entity \"or_1bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|or_1bit:OR_GATE_BLOCK_1\"" {  } { { "apb_interface.sv" "OR_GATE_BLOCK_1" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interface_signal Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK " "Elaborating entity \"ctrl_interface_signal\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK\"" {  } { { "APB_UART.sv" "CTRL_INTERFACE_SIGNAL_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470644 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_isr_o ctrl_interface_signal.sv(52) " "Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable \"state_isr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cd_o ctrl_interface_signal.sv(52) " "Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable \"cd_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[0\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[0\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[1\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[1\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[2\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[2\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[3\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[3\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[4\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[4\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[5\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[5\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[6\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[6\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[7\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[7\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[8\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[8\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[9\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[9\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[10\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[10\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[11\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[11\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[12\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[12\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[0\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[0\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[1\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[1\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[2\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[2\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[3\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[3\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer_validate Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transfer_validate:TRANSFER_VALID_BLOCK " "Elaborating entity \"transfer_validate\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transfer_validate:TRANSFER_VALID_BLOCK\"" {  } { { "APB_UART.sv" "TRANSFER_VALID_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fsm_wr_rd Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK " "Elaborating entity \"custom_fsm_wr_rd\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\"" {  } { { "APB_UART.sv" "CUSTOM_FSM_WR_RD_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "error_ctrl custom_fsm_wr_rd.sv(60) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(60): variable \"error_ctrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TXen custom_fsm_wr_rd.sv(61) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(61): variable \"TXen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXen custom_fsm_wr_rd.sv(62) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(62): variable \"RXen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "custom_fsm_wr_rd.sv(64) " "Verilog HDL Case Statement warning at custom_fsm_wr_rd.sv(64): incomplete case statement has no default case item" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "custom_fsm_wr_rd.sv(64) " "Verilog HDL Case Statement information at custom_fsm_wr_rd.sv(64): all case item expressions in this case statement are onehot" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_ctrl custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"error_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TXen custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"TXen\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RXen custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"RXen\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.ERROR\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WWAIT custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.WWAIT\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RWAIT custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.RWAIT\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.READ\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TRANS custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.TRANS\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.IDLE\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RXen custom_fsm_wr_rd.sv(53) " "Inferred latch for \"RXen\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXen custom_fsm_wr_rd.sv(53) " "Inferred latch for \"TXen\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_ctrl custom_fsm_wr_rd.sv(53) " "Inferred latch for \"error_ctrl\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAUD_RATE_GENERATOR Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK " "Elaborating entity \"BAUD_RATE_GENERATOR\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\"" {  } { { "APB_UART.sv" "BAUD_RATE_GENERATOR_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|tx_fsm:TX_FSM_BLOCK " "Elaborating entity \"tx_fsm\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|tx_fsm:TX_FSM_BLOCK\"" {  } { { "APB_UART.sv" "TX_FSM_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470647 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state tx_fsm.sv(91) " "Verilog HDL Always Construct warning at tx_fsm.sv(91): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470647 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state tx_fsm.sv(85) " "Verilog HDL Always Construct warning at tx_fsm.sv(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR tx_fsm.sv(85) " "Inferred latch for \"next_state.ERROR\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_1 tx_fsm.sv(85) " "Inferred latch for \"next_state.STOP_1\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_0 tx_fsm.sv(85) " "Inferred latch for \"next_state.STOP_0\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PARITY tx_fsm.sv(85) " "Inferred latch for \"next_state.PARITY\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA7 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA7\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA6 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA6\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA5 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA5\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA4 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA4\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA3 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA3\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA2 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA2\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA1 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA1\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA0 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA0\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START tx_fsm.sv(85) " "Inferred latch for \"next_state.START\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE tx_fsm.sv(85) " "Inferred latch for \"next_state.IDLE\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_8bit Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE " "Elaborating entity \"D_FF_8bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE\"" {  } { { "APB_UART.sv" "DFF_TEMPORARY_STORING_WRITE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_wr Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_wr:SHIFT_REGISTER_TX_BLOCK " "Elaborating entity \"shift_register_wr\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_wr:SHIFT_REGISTER_TX_BLOCK\"" {  } { { "APB_UART.sv" "SHIFT_REGISTER_TX_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470648 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "shift_register_wr.sv(51) " "Verilog HDL Case Statement information at shift_register_wr.sv(51): all case item expressions in this case statement are onehot" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733741470649 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_FIFO Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transmit_FIFO:TX_FIFO_BLOCK " "Elaborating entity \"transmit_FIFO\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transmit_FIFO:TX_FIFO_BLOCK\"" {  } { { "APB_UART.sv" "TX_FIFO_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_start_bit_detect Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK " "Elaborating entity \"uart_start_bit_detect\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\"" {  } { { "APB_UART.sv" "UART_START_BIT_DETECT_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_count_clock uart_start_bit_detect.sv(45) " "Verilog HDL or VHDL warning at uart_start_bit_detect.sv(45): object \"ctrl_count_clock\" assigned a value but never read" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470652 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_clock_div2 uart_start_bit_detect.sv(51) " "Verilog HDL or VHDL warning at uart_start_bit_detect.sv(51): object \"counter_clock_div2\" assigned a value but never read" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_start_bit_detect.sv(118) " "Verilog HDL Case Statement warning at uart_start_bit_detect.sv(118): case item expression covers a value already covered by a previous case item" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_start_bit_detect.sv(106) " "Verilog HDL Case Statement warning at uart_start_bit_detect.sv(106): incomplete case statement has no default case item" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out uart_start_bit_detect.sv(185) " "Verilog HDL Always Construct warning at uart_start_bit_detect.sv(185): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[0\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[1\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[2\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[3\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[4\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[5\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[6\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[7\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[8\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[9\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[10\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[11\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_FIFO Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK " "Elaborating entity \"receive_FIFO\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\"" {  } { { "APB_UART.sv" "RECEIVE_FIFO_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_rd receive_FIFO.sv(78) " "Verilog HDL Always Construct warning at receive_FIFO.sv(78): inferring latch(es) for variable \"fifo_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470653 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_5bit Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\|compare_5bit:COMPARE_5BITS_BLOCK " "Elaborating entity \"compare_5bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\|compare_5bit:COMPARE_5BITS_BLOCK\"" {  } { { "receive_FIFO.sv" "COMPARE_5BITS_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_12bit Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE " "Elaborating entity \"D_FF_12bit\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\"" {  } { { "APB_UART.sv" "D_FLIPFLOP_12BITS_FOR_TEMP_STORE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_read_memory Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK " "Elaborating entity \"fifo_read_memory\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\"" {  } { { "APB_UART.sv" "FIFO_READ_MEMORY_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fsm Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK " "Elaborating entity \"rx_fsm\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\"" {  } { { "APB_UART.sv" "RX_FSM_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_is_legit rx_fsm.sv(45) " "Verilog HDL or VHDL warning at rx_fsm.sv(45): object \"data_is_legit\" assigned a value but never read" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_rx_buffer rx_fsm.sv(101) " "Verilog HDL Always Construct warning at rx_fsm.sv(101): variable \"ctrl_rx_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state rx_fsm.sv(102) " "Verilog HDL Always Construct warning at rx_fsm.sv(102): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_rx_buffer rx_fsm.sv(96) " "Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable \"ctrl_rx_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state rx_fsm.sv(96) " "Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR rx_fsm.sv(96) " "Inferred latch for \"next_state.ERROR\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_1 rx_fsm.sv(96) " "Inferred latch for \"next_state.STOP_1\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_0 rx_fsm.sv(96) " "Inferred latch for \"next_state.STOP_0\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PARITY rx_fsm.sv(96) " "Inferred latch for \"next_state.PARITY\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_8 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_8\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_7 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_7\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_6 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_6\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_5 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_5\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START rx_fsm.sv(96) " "Inferred latch for \"next_state.START\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE rx_fsm.sv(96) " "Inferred latch for \"next_state.IDLE\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_rx_buffer rx_fsm.sv(96) " "Inferred latch for \"ctrl_rx_buffer\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470657 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_rd Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK " "Elaborating entity \"shift_register_rd\" for hierarchy \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\"" {  } { { "APB_UART.sv" "SHIFT_REGISTER_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_reg shift_register_rd.sv(50) " "Verilog HDL Always Construct warning at shift_register_rd.sv(50): inferring latch(es) for variable \"temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_out shift_register_rd.sv(128) " "Verilog HDL Always Construct warning at shift_register_rd.sv(128): inferring latch(es) for variable \"rx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[0\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[0\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[1\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[1\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[2\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[2\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[3\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[3\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[4\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[4\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[5\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[5\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[6\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[6\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[7\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[7\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[0\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[0\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[1\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[1\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[2\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[2\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[3\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[3\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[4\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[4\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[5\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[5\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[6\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[6\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[7\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[7\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741470658 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdtohex bcdtohex:HEX0_DISPLAY " "Elaborating entity \"bcdtohex\" for hierarchy \"bcdtohex:HEX0_DISPLAY\"" {  } { { "wrapper.sv" "HEX0_DISPLAY" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741470659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_6_508 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_6_508\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_0_428 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_0_428\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.PARITY_448 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.PARITY_448\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.START_548 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.START_548\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.IDLE_568 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.IDLE_568\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_1_408 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_1_408\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.ERROR_388 " "LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.ERROR_388\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733741471014 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/24h/Desktop/HK241/Capstone_Project_3/db/Thesis_Project.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/24h/Desktop/HK241/Capstone_Project_3/db/Thesis_Project.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1733741471477 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733741474278 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[1\] " "Duplicate LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[0\]\" merged with LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[1\]\"" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733741474313 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[2\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\] " "Duplicate LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[2\]\" merged with LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\]\"" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733741474313 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[12\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\] " "Duplicate LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[12\]\" merged with LATCH primitive \"Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\]\"" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733741474313 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1733741474313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733741477755 "|wrapper|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733741477755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733741477987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "486 " "486 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733741483473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg " "Generated suppressed messages file C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741483597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733741483847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733741483847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733741484088 "|wrapper|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733741484088 "|wrapper|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733741484088 "|wrapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733741484088 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733741484088 "|wrapper|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_i " "No output dependent on input pin \"GPIO_i\"" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733741484088 "|wrapper|GPIO_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733741484088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9432 " "Implemented 9432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733741484099 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733741484099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9390 " "Implemented 9390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733741484099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733741484099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733741484125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 17:51:24 2024 " "Processing ended: Mon Dec  9 17:51:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733741484125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733741484125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733741484125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733741484125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733741485477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733741485478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 17:51:24 2024 " "Processing started: Mon Dec  9 17:51:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733741485478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733741485478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733741485478 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733741485513 ""}
{ "Info" "0" "" "Project  = Thesis_Project" {  } {  } 0 0 "Project  = Thesis_Project" 0 0 "Fitter" 0 0 1733741485513 ""}
{ "Info" "0" "" "Revision = Thesis_Project" {  } {  } 0 0 "Revision = Thesis_Project" 0 0 "Fitter" 0 0 1733741485513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733741485623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733741485624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Thesis_Project 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Thesis_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733741485645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733741485668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733741485669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733741485920 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733741485932 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733741486037 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733741490894 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2918 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 2918 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733741491023 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 2501 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 2501 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1733741491023 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733741491023 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 2 global CLKCTRL_G5 " "CLOCK2_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733741491023 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733741491023 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AJ4 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1733741491023 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1733741491023 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1733741491023 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733741491023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733741491048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733741491052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733741491062 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733741491072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733741491072 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733741491075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "The Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733741491487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733741491490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733741491490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733741491563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733741491563 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733741491564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733741491842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733741491846 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733741491846 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733741491932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733741495327 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733741495816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:07 " "Fitter placement preparation operations ending: elapsed time is 00:03:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733741682660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733741933156 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733741939683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733741939683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733741940735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 2.8% " "5e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1733741945688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/24h/Desktop/HK241/Capstone_Project_3/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733741949102 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733741949102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733741990935 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733741990935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:49 " "Fitter routing operations ending: elapsed time is 00:00:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733741990939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.32 " "Total time spent on timing analysis during the Fitter is 9.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733742000856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733742000897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733742001927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733742001929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733742002963 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733742009468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.fit.smsg " "Generated suppressed messages file C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733742009969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7884 " "Peak virtual memory: 7884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733742011037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 18:00:11 2024 " "Processing ended: Mon Dec  9 18:00:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733742011037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:47 " "Elapsed time: 00:08:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733742011037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:17 " "Total CPU time (on all processors): 00:14:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733742011037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733742011037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733742012390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733742012390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 18:00:11 2024 " "Processing started: Mon Dec  9 18:00:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733742012390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733742012390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733742012390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733742012957 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733742018284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733742018783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 18:00:18 2024 " "Processing ended: Mon Dec  9 18:00:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733742018783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733742018783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733742018783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733742018783 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733742019412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733742020381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733742020381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 18:00:19 2024 " "Processing started: Mon Dec  9 18:00:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733742020381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733742020381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Thesis_Project -c Thesis_Project " "Command: quartus_sta Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733742020381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733742020456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733742020943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733742020943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742020967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742020967 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "The Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733742021387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733742021498 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742021498 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733742021522 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733742021522 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733742021522 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50 " "create_clock -period 1.000 -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733742021522 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742021522 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733742021554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742021554 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733742021555 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733742021570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733742021916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733742021916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.809 " "Worst-case setup slack is -9.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.809          -18197.266 CLOCK_50  " "   -9.809          -18197.266 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.186            -278.753 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -9.186            -278.753 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.699            -125.227 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -4.699            -125.227 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742021917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.546 " "Worst-case hold slack is -2.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546             -59.426 CLOCK_50  " "   -2.546             -59.426 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.955               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    1.955               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.849               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    2.849               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742021946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.951 " "Worst-case recovery slack is -4.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.951           -1016.055 CLOCK_50  " "   -4.951           -1016.055 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742021954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.130 " "Worst-case removal slack is 1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 CLOCK_50  " "    1.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742021960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -1541.353 CLOCK_50  " "   -0.394           -1541.353 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.042 CLOCK2_50  " "   -0.394              -1.042 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.095               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.198               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742021962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742021962 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733742022019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742022019 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733742022022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733742022057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733742023436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742023662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733742023732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733742023732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.520 " "Worst-case setup slack is -9.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.520          -17595.922 CLOCK_50  " "   -9.520          -17595.922 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.079            -278.450 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -9.079            -278.450 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.822            -128.556 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -4.822            -128.556 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742023735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.635 " "Worst-case hold slack is -2.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.635             -61.744 CLOCK_50  " "   -2.635             -61.744 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.025               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    2.025               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    2.875               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742023764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.845 " "Worst-case recovery slack is -4.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845            -972.632 CLOCK_50  " "   -4.845            -972.632 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742023771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.983 " "Worst-case removal slack is 0.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 CLOCK_50  " "    0.983               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742023777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -1651.815 CLOCK_50  " "   -0.394           -1651.815 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.117 CLOCK2_50  " "   -0.394              -1.117 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.106               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.223               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742023779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742023779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733742023826 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742023826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733742023829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733742023916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733742025273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742025505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733742025531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733742025531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.864 " "Worst-case setup slack is -5.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.864          -10257.213 CLOCK_50  " "   -5.864          -10257.213 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.253            -151.008 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -5.253            -151.008 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.101             -54.512 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -2.101             -54.512 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.438 " "Worst-case hold slack is -1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438             -32.767 CLOCK_50  " "   -1.438             -32.767 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.982               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.498               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    1.498               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.578 " "Worst-case recovery slack is -2.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578            -478.546 CLOCK_50  " "   -2.578            -478.546 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.647 " "Worst-case removal slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 CLOCK_50  " "    0.647               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.097 " "Worst-case minimum pulse width slack is -0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097            -255.124 CLOCK_50  " "   -0.097            -255.124 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.179 CLOCK2_50  " "   -0.090              -0.179 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.115               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.340               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025588 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733742025636 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742025636 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733742025639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742025819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733742025846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733742025846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.136 " "Worst-case setup slack is -5.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.136           -8911.689 CLOCK_50  " "   -5.136           -8911.689 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706            -137.864 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -4.706            -137.864 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985             -52.019 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.985             -52.019 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.460 " "Worst-case hold slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460             -33.804 CLOCK_50  " "   -1.460             -33.804 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    1.016               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    1.468               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.216 " "Worst-case recovery slack is -2.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.216            -388.084 CLOCK_50  " "   -2.216            -388.084 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 CLOCK_50  " "    0.567               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.096 " "Worst-case minimum pulse width slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096            -253.210 CLOCK_50  " "   -0.096            -253.210 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.176 CLOCK2_50  " "   -0.089              -0.176 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.190               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.362               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733742025897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733742025897 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733742025950 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733742025950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733742026672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733742026675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5448 " "Peak virtual memory: 5448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733742026734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 18:00:26 2024 " "Processing ended: Mon Dec  9 18:00:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733742026734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733742026734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733742026734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733742026734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733742028103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733742028104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 18:00:27 2024 " "Processing started: Mon Dec  9 18:00:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733742028104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733742028104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733742028104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733742028800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Thesis_Project.vo C:/Users/24h/Desktop/HK241/Capstone_Project_3/simulation/questa/ simulation " "Generated file Thesis_Project.vo in folder \"C:/Users/24h/Desktop/HK241/Capstone_Project_3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733742029597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733742029654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  9 18:00:29 2024 " "Processing ended: Mon Dec  9 18:00:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733742029654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733742029654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733742029654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733742029654 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733742030301 ""}
