// Clock Divider Module
module clock_divider (
  input logic clk, // input clock signal
  output logic [7:0] out_clk // output clock at 1/256 frequency
);

  logic [7:0] cnt; // counter variable
  
  always @(posedge clk) begin
    if(cnt == 8'd255) // if counter reaches 255
      cnt <= 8'd0; // reset counter
    else
      cnt <= cnt + 1; // increment counter
  end
  
  assign out_clk = cnt == 8'd255; // output clock is high when counter reaches 255
  
endmodule