// Seed: 3028453407
module module_0;
endmodule
module module_1 ();
  logic id_1;
  ;
  logic id_2;
  module_0 modCall_1 ();
  genvar id_3;
  wire id_4;
  assign id_3 = 1;
  parameter id_5 = 1;
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri0 id_7[1 : -1]
);
  assign id_6 = -1 == id_3;
  module_0 modCall_1 ();
  wire id_9;
  assign id_9 = id_7;
endmodule
