$date
	Tue Jun 24 18:23:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module butterfly_tb $end
$var wire 8 ! A_imag [7:0] $end
$var wire 8 " A_real [7:0] $end
$var wire 8 # B_imag [7:0] $end
$var wire 8 $ B_real [7:0] $end
$var wire 8 % W_imag [7:0] $end
$var wire 8 & W_real [7:0] $end
$var wire 8 ' Pos_real [7:0] $end
$var wire 8 ( Pos_imag [7:0] $end
$var wire 8 ) Neg_real [7:0] $end
$var wire 8 * Neg_imag [7:0] $end
$scope module dut $end
$var wire 8 + A_imag [7:0] $end
$var wire 8 , A_real [7:0] $end
$var wire 8 - B_imag [7:0] $end
$var wire 8 . B_real [7:0] $end
$var wire 8 / W_imag [7:0] $end
$var wire 8 0 W_real [7:0] $end
$var wire 16 1 product_real [15:0] $end
$var wire 16 2 product_imag [15:0] $end
$var wire 8 3 Pos_real [7:0] $end
$var wire 8 4 Pos_imag [7:0] $end
$var wire 8 5 Neg_real [7:0] $end
$var wire 8 6 Neg_imag [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100011 6
b1111 5
b101 4
b101 3
b1111100010000000 2
b1111110110000000 1
b10000000 0
b0 /
b101 .
b1111 -
b1010 ,
b10100 +
b100011 *
b1111 )
b101 (
b101 '
b10000000 &
b0 %
b101 $
b1111 #
b1010 "
b10100 !
$end
#1001
