/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v:1.2-4.12" *)
module top(tetR, lacI, araYiptg, YFP, BFP);
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v:1.73-1.76" *)
  output BFP;
  wire BFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v:1.61-1.64" *)
  output YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v:1.44-1.52" *)
  input araYiptg;
  wire araYiptg;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v:1.32-1.36" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v:1.20-1.24" *)
  input tetR;
  wire tetR;
  assign YFP = 1'h0;
  assign BFP = 1'h0;
endmodule
