<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP3: muju/externals/freertos/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP3
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_67e79311aa0cacfaa5b2685e4afe64af.html">muju</a></li><li class="navelem"><a class="el" href="dir_05ce73a3381df79db5ec1287846eaba2.html">externals</a></li><li class="navelem"><a class="el" href="dir_bf94159bc86ef15882825ee81b1307d0.html">freertos</a></li><li class="navelem"><a class="el" href="dir_65a6813d0a826a2546accb9bf6e6d5d0.html">portable</a></li><li class="navelem"><a class="el" href="dir_35fb817c7887fb4a47d3b60036daacd5.html">GCC</a></li><li class="navelem"><a class="el" href="dir_f143f82cd5bb4b9c61e347693d774592.html">RISC-V</a></li><li class="navelem"><a class="el" href="dir_8a1047fbabad871d9f0f91d79f1f7da2.html">chip_specific_extensions</a></li><li class="navelem"><a class="el" href="dir_db1983cd0d06a6cc4b4316920e669435.html">Pulpino_Vega_RV32M1RM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">freertos_risc_v_chip_specific_extensions.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FreeRTOS Kernel V10.4.3 LTS Patch 2</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * the Software without restriction, including without limitation the rights to</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Software, and t</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> o permit persons to whom the Software is furnished to do so,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * subject to the following conditions:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * https://www.FreeRTOS.org</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * https://github.com/FreeRTOS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * 1 tab == 4 spaces!</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The FreeRTOS kernel&#39;s RISC-V port is split between the the code that is</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * common across all currently supported RISC-V chips (implementations of the</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * RISC-V ISA), and code that tailors the port to a specific RISC-V chip:</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * + FreeRTOS\Source\portable\GCC\RISC-V-RV32\portASM.S contains the code that</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *   is common to all currently supported RISC-V chips.  There is only one</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *   portASM.S file because the same file is built for all RISC-V target chips.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * + Header files called freertos_risc_v_chip_specific_extensions.h contain the</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *   code that tailors the FreeRTOS kernel&#39;s RISC-V port to a specific RISC-V</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *   chip.  There are multiple freertos_risc_v_chip_specific_extensions.h files</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *   as there are multiple RISC-V chip implementations.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * !!!NOTE!!!</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * TAKE CARE TO INCLUDE THE CORRECT freertos_risc_v_chip_specific_extensions.h</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * HEADER FILE FOR THE CHIP IN USE.  This is done using the assembler&#39;s (not the</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * compiler&#39;s!) include path.  For example, if the chip in use includes a core</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * local interrupter (CLINT) and does not include any chip specific register</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * extensions then add the path below to the assembler&#39;s include path:</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * FreeRTOS\Source\portable\GCC\RISC-V-RV32\chip_specific_extensions\RV32I_CLINT_no_extensions</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * This freertos_risc_v_chip_specific_extensions.h is for use with Pulpino Ri5cy</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * devices, developed and tested using the Vega board RV32M1RM.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#ifndef __FREERTOS_RISC_V_EXTENSIONS_H__</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define __FREERTOS_RISC_V_EXTENSIONS_H__</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a8cece78107fce74b824d801a23758568">   62</a></span>&#160;<span class="preprocessor">#define portasmHAS_MTIME 0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Constants to define the additional registers found on the Pulpino RI5KY. */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">   65</a></span>&#160;<span class="preprocessor">#define lpstart0    0x7b0</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">   66</a></span>&#160;<span class="preprocessor">#define lpend0      0x7b1</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">   67</a></span>&#160;<span class="preprocessor">#define lpcount0    0x7b2</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">   68</a></span>&#160;<span class="preprocessor">#define lpstart1    0x7b4</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">   69</a></span>&#160;<span class="preprocessor">#define lpend1      0x7b5</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">   70</a></span>&#160;<span class="preprocessor">#define lpcount1    0x7b6</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Six additional registers to save and restore, as per the #defines above. */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">   73</a></span>&#160;<span class="preprocessor">#define portasmADDITIONAL_CONTEXT_SIZE 6 </span><span class="comment">/* Must be even number on 32-bit cores. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Save additional registers found on the Pulpino. */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;.macro portasmSAVE_ADDITIONAL_REGISTERS</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">   77</a></span>&#160;    addi <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a>, -(<a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>) <span class="comment">/* Make room for the additional registers. */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    csrr <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>                            <span class="comment">/* Load additional registers into accessible temporary registers. */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    csrr <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    csrr <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    csrr <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    csrr <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    csrr <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">t5</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    sw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a>, 1 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    sw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a>, 2 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    sw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a>, 3 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    sw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a>, 4 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    sw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a>, 5 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    sw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">t5</a>, 6 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    .endm</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Restore the additional registers found on the Pulpino. */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;.macro portasmRESTORE_ADDITIONAL_REGISTERS</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    lw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a>, 1 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )          <span class="comment">/* Load additional registers into accessible temporary registers. */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    lw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a>, 2 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    lw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a>, 3 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    lw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a>, 4 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    lw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a>, 5 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    lw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">t5</a>, 6 * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a>( <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a> )</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    csrw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a>, t0</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a0c226e32fcf965262f4ef918a69fc822">  101</a></span>&#160;    csrw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a>, t1</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    csrw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a>, t2</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    csrw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a>, t3</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    csrw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a>, t4</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    csrw <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a>, t5</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    addi <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a>, <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a>, (<a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a> * <a class="code" href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a> )<span class="comment">/* Remove space added for additional registers. */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    .endm</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;#endif <span class="comment">/* __FREERTOS_RISC_V_EXTENSIONS_H__ */</span></div><div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_aca86d2a4cd93ebad389e2c767566c1aa"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aca86d2a4cd93ebad389e2c767566c1aa">lpstart0</a></div><div class="ttdeci">#define lpstart0</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00065">freertos_risc_v_chip_specific_extensions.h:65</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_ada0a1ad9560e3bf0f37c72787b1dbc1f"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ada0a1ad9560e3bf0f37c72787b1dbc1f">t2</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr t2</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a07ed03e4fd915e4251ea4ad726857657"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a07ed03e4fd915e4251ea4ad726857657">t5</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr lpend1 csrr t5</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a14be8bfd31329e2be76c29d1a6e027fc"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a14be8bfd31329e2be76c29d1a6e027fc">sp</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi sp</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a9afba459d3e301336a97efdd8fa2a886"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a9afba459d3e301336a97efdd8fa2a886">lpend1</a></div><div class="ttdeci">#define lpend1</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00069">freertos_risc_v_chip_specific_extensions.h:69</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a41b22fc6ecbacfe77be96505ed7bb8d6"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a41b22fc6ecbacfe77be96505ed7bb8d6">portasmADDITIONAL_CONTEXT_SIZE</a></div><div class="ttdeci">#define portasmADDITIONAL_CONTEXT_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00073">freertos_risc_v_chip_specific_extensions.h:73</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_aa007274da0f58aa628b6ac0d0803fd15"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aa007274da0f58aa628b6ac0d0803fd15">lpcount0</a></div><div class="ttdeci">#define lpcount0</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00067">freertos_risc_v_chip_specific_extensions.h:67</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a36c71cd554fa9d6248534841af6e2d68"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a36c71cd554fa9d6248534841af6e2d68">t0</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr t0</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_aad41d103016ebc35ee8f647189529c06"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#aad41d103016ebc35ee8f647189529c06">lpstart1</a></div><div class="ttdeci">#define lpstart1</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00068">freertos_risc_v_chip_specific_extensions.h:68</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a96e11c57269fbc8069e0641ca417212b"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a96e11c57269fbc8069e0641ca417212b">lpend0</a></div><div class="ttdeci">#define lpend0</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00066">freertos_risc_v_chip_specific_extensions.h:66</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_ae2c10d5d25714392e6892219afc14223"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ae2c10d5d25714392e6892219afc14223">portWORD_SIZE</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr lpend1 csrr lpcount1 sw * portWORD_SIZE(sp) sw t1</div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a38765a1c86685ab362c5e7047efa0c08"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a38765a1c86685ab362c5e7047efa0c08">t4</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr lpstart1 csrr t4</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_ad44aa7602aa1fa67e481934d0c585915"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#ad44aa7602aa1fa67e481934d0c585915">t1</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr t1</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a4ecf22387b8d8149e64dbfd1b7a2329c"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a4ecf22387b8d8149e64dbfd1b7a2329c">t3</a></div><div class="ttdeci">macro portasmSAVE_ADDITIONAL_REGISTERS addi portasmADDITIONAL_CONTEXT_SIZE *portWORD_SIZE csrr lpstart0 csrr lpend0 csrr lpcount0 csrr t3</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00077">freertos_risc_v_chip_specific_extensions.h:77</a></div></div>
<div class="ttc" id="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_html_a50b8029109ee00fac343444fcbbc5869"><div class="ttname"><a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h.html#a50b8029109ee00fac343444fcbbc5869">lpcount1</a></div><div class="ttdeci">#define lpcount1</div><div class="ttdef"><b>Definition:</b> <a href="_pulpino___vega___r_v32_m1_r_m_2freertos__risc__v__chip__specific__extensions_8h_source.html#l00070">freertos_risc_v_chip_specific_extensions.h:70</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
