/* Generated by Yosys 0.53+39 (git sha1 388955031, g++ 12.2.0-14 -fPIC -O3) */

module AndGate(a, b, y);
  input a;
  wire a;
  input b;
  wire b;
  output y;
  wire y;
  AND2x2_ASAP7_75t_R _0_ (
    .A(b),
    .B(a),
    .Y(y)
  );
endmodule

module BitwisePG(A, B, P, G);
  input A;
  wire A;
  input B;
  wire B;
  output G;
  wire G;
  output P;
  wire P;
  AND2x2_ASAP7_75t_R _0_ (
    .A(B),
    .B(A),
    .Y(G)
  );
  XOR2xp5_ASAP7_75t_R _1_ (
    .A(B),
    .B(A),
    .Y(P)
  );
endmodule

module BlackCell(Pi, Gi, Cin, Pj, P, G);
  input Cin;
  wire Cin;
  output G;
  wire G;
  input Gi;
  wire Gi;
  output P;
  wire P;
  input Pi;
  wire Pi;
  input Pj;
  wire Pj;
  AO21x1_ASAP7_75t_R _0_ (
    .A1(Cin),
    .A2(Pi),
    .B(Gi),
    .Y(G)
  );
  AND2x2_ASAP7_75t_R _1_ (
    .A(Pi),
    .B(Pj),
    .Y(P)
  );
endmodule

module FullAdder(a, b, cin, sum, cout);
  wire _0_;
  wire _1_;
  input a;
  wire a;
  input b;
  wire b;
  input cin;
  wire cin;
  output cout;
  wire cout;
  output sum;
  wire sum;
  MAJx2_ASAP7_75t_R _2_ (
    .A(b),
    .B(a),
    .C(cin),
    .Y(cout)
  );
  NOR3xp33_ASAP7_75t_R _3_ (
    .A(b),
    .B(a),
    .C(cin),
    .Y(_0_)
  );
  NAND3xp33_ASAP7_75t_R _4_ (
    .A(b),
    .B(a),
    .C(cin),
    .Y(_1_)
  );
  OAI21xp33_ASAP7_75t_R _5_ (
    .A1(cout),
    .A2(_0_),
    .B(_1_),
    .Y(sum)
  );
endmodule

module GrayCell(Pi, Gi, Cin, P, G);
  input Cin;
  wire Cin;
  output G;
  wire G;
  input Gi;
  wire Gi;
  output P;
  wire P;
  input Pi;
  wire Pi;
  AO21x1_ASAP7_75t_R _0_ (
    .A1(Cin),
    .A2(Pi),
    .B(Gi),
    .Y(G)
  );
  assign P = Pi;
endmodule

module HalfAdder(a, b, sum, cout);
  input a;
  wire a;
  input b;
  wire b;
  output cout;
  wire cout;
  output sum;
  wire sum;
  AND2x2_ASAP7_75t_R _0_ (
    .A(b),
    .B(a),
    .Y(cout)
  );
  XOR2xp5_ASAP7_75t_R _1_ (
    .A(b),
    .B(a),
    .Y(sum)
  );
endmodule

module NR_4_3(A, B, Product);
  input [3:0] A;
  wire [3:0] A;
  input [2:0] B;
  wire [2:0] B;
  wire P_0_0;
  wire P_0_1;
  wire P_0_2;
  wire P_0_3;
  wire P_1_0;
  wire P_1_1;
  wire P_1_2;
  wire P_1_3;
  wire P_2_0;
  wire P_2_1;
  wire P_2_2;
  wire P_2_3;
  output [6:0] Product;
  wire [6:0] Product;
  wire c0;
  wire c1;
  wire c2;
  wire s0;
  wire s1;
  wire s2;
  AndGate uut0 (
    .a(A[0]),
    .b(B[0]),
    .y(P_0_0)
  );
  AndGate uut1 (
    .a(A[1]),
    .b(B[0]),
    .y(P_0_1)
  );
  AndGate uut10 (
    .a(A[2]),
    .b(B[2]),
    .y(P_2_2)
  );
  AndGate uut11 (
    .a(A[3]),
    .b(B[2]),
    .y(P_2_3)
  );
  HalfAdder uut12 (
    .a(P_0_2),
    .b(P_1_1),
    .cout(c0),
    .sum(s0)
  );
  FullAdder uut13 (
    .a(P_0_3),
    .b(P_1_2),
    .cin(P_2_1),
    .cout(c1),
    .sum(s1)
  );
  HalfAdder uut14 (
    .a(P_1_3),
    .b(P_2_2),
    .cout(c2),
    .sum(s2)
  );
  unsignedBrentKungAdder5bit uut15 (
    .A({ P_2_3, c1, c0, P_2_0, P_0_1 }),
    .B({ c2, s2, s1, s0, P_1_0 }),
    .Sum(Product[6:1])
  );
  AndGate uut2 (
    .a(A[2]),
    .b(B[0]),
    .y(P_0_2)
  );
  AndGate uut3 (
    .a(A[3]),
    .b(B[0]),
    .y(P_0_3)
  );
  AndGate uut4 (
    .a(A[0]),
    .b(B[1]),
    .y(P_1_0)
  );
  AndGate uut5 (
    .a(A[1]),
    .b(B[1]),
    .y(P_1_1)
  );
  AndGate uut6 (
    .a(A[2]),
    .b(B[1]),
    .y(P_1_2)
  );
  AndGate uut7 (
    .a(A[3]),
    .b(B[1]),
    .y(P_1_3)
  );
  AndGate uut8 (
    .a(A[0]),
    .b(B[2]),
    .y(P_2_0)
  );
  AndGate uut9 (
    .a(A[1]),
    .b(B[2]),
    .y(P_2_1)
  );
  assign Product[0] = P_0_0;
endmodule

module XorGate(A, B, Y);
  input A;
  wire A;
  input B;
  wire B;
  output Y;
  wire Y;
  XOR2xp5_ASAP7_75t_R _0_ (
    .A(B),
    .B(A),
    .Y(Y)
  );
endmodule

module unsignedBrentKungAdder5bit(A, B, Sum);
  input [4:0] A;
  wire [4:0] A;
  input [4:0] B;
  wire [4:0] B;
  wire G_0_0;
  wire G_0_1;
  wire G_0_2;
  wire G_0_3;
  wire G_0_4;
  wire G_1_1;
  wire G_1_3;
  wire G_2_3;
  wire G_5_2;
  wire G_5_4;
  wire P_0_0;
  wire P_0_1;
  wire P_0_2;
  wire P_0_3;
  wire P_0_4;
  wire P_1_1;
  wire P_1_3;
  wire P_2_3;
  wire P_5_2;
  wire P_5_4;
  output [5:0] Sum;
  wire [5:0] Sum;
  BitwisePG uut0 (
    .A(A[0]),
    .B(B[0]),
    .G(G_0_0),
    .P(P_0_0)
  );
  BitwisePG uut1 (
    .A(A[1]),
    .B(B[1]),
    .G(G_0_1),
    .P(P_0_1)
  );
  XorGate uut10 (
    .A(P_0_1),
    .B(G_0_0),
    .Y(Sum[1])
  );
  XorGate uut11 (
    .A(P_0_2),
    .B(G_1_1),
    .Y(Sum[2])
  );
  XorGate uut12 (
    .A(P_0_3),
    .B(G_5_2),
    .Y(Sum[3])
  );
  XorGate uut13 (
    .A(P_0_4),
    .B(G_2_3),
    .Y(Sum[4])
  );
  BitwisePG uut2 (
    .A(A[2]),
    .B(B[2]),
    .G(G_0_2),
    .P(P_0_2)
  );
  BitwisePG uut3 (
    .A(A[3]),
    .B(B[3]),
    .G(G_0_3),
    .P(P_0_3)
  );
  BitwisePG uut4 (
    .A(A[4]),
    .B(B[4]),
    .G(G_0_4),
    .P(P_0_4)
  );
  GrayCell uut5 (
    .Cin(G_0_0),
    .G(G_1_1),
    .Gi(G_0_1),
    .P(P_1_1),
    .Pi(P_0_1)
  );
  BlackCell uut6 (
    .Cin(G_0_2),
    .G(G_1_3),
    .Gi(G_0_3),
    .P(P_1_3),
    .Pi(P_0_3),
    .Pj(P_0_2)
  );
  GrayCell uut7 (
    .Cin(G_1_1),
    .G(G_2_3),
    .Gi(G_1_3),
    .P(P_2_3),
    .Pi(P_1_3)
  );
  GrayCell uut8 (
    .Cin(G_1_1),
    .G(G_5_2),
    .Gi(G_0_2),
    .P(P_5_2),
    .Pi(P_0_2)
  );
  GrayCell uut9 (
    .Cin(G_2_3),
    .G(G_5_4),
    .Gi(G_0_4),
    .P(P_5_4),
    .Pi(P_0_4)
  );
  assign { Sum[5], Sum[0] } = { G_5_4, P_0_0 };
endmodule
