/* structural Verilog generated by gnetlist */
/* WARNING: This is a generated file, edits */
/*        made here will be lost next time  */
/*        you run gnetlist!                 */
/* Id ..........$Id$ */
/* Source.......$Source$ */
/* Revision.....$Revision$ */
/* Author.......$Author$ */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire \3.3V  ;
wire \5V  ;
wire DGND ;
wire DIGITAL_GND ;
wire Vcc ;
wire XGND ;
wire netattrib ;
wire one ;
wire sig9 ;
wire signal1 ;
wire signal3 ;
wire signal4 ;
wire signal6 ;
wire signal8 ;
wire signal12 ;
wire unnamed_net1 ;
wire unnamed_net4 ;

/* continuous assignments */

/* Package instantiations */
FUSE F1 (
    .\1  ( one )
    );

\7400  U100 (
    .\3  ( one ),
    .\5  ( netattrib ),
    .\7  ( sig9 ),
    .\14  ( Vcc )
    );

\7404  U200 (
    .\1  ( one ),
    .\2  ( netattrib ),
    .\7  ( XGND ),
    .\14  ( Vcc )
    );

\7404  U300 (
    .\1  ( one ),
    .\2  ( unnamed_net1 ),
    .\7  ( sig9 ),
    .\14  ( Vcc )
    );

\7400  U400 (
    .\1  ( signal1 ),
    .\2  ( DGND ),
    .\3  ( signal3 ),
    .\4  ( signal4 ),
    .\5  ( signal3 ),
    .\6  ( signal6 ),
    .\7  ( sig9 ),
    .\8  ( signal8 ),
    .\9  ( signal6 ),
    .\10  ( signal4 ),
    .\12  ( signal12 ),
    .\14  ( Vcc )
    );

\7400  U500 (
    .\1  ( signal1 ),
    .\3  ( unnamed_net4 ),
    .\4  ( unnamed_net4 ),
    .\5  ( unnamed_net4 ),
    .\7  ( sig9 ),
    .\9  ( sig9 ),
    .\10  ( DIGITAL_GND ),
    .\14  ( \3.3V  ),
    .\14  ( \5V  )
    );

endmodule
