;redcode
;assert 1
	SPL 0, <410
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -10, -260
	ADD 1, 20
	SUB -7, <-126
	ADD <130, 9
	JMZ 10, 20
	JMZ 10, 20
	SUB -702, -12
	SUB -7, <-126
	MOV @-127, 100
	ADD @0, @2
	ADD @0, @2
	MOV @-127, 100
	SUB @300, @303
	DJN -10, -260
	ADD @300, @-303
	SPL <121, 103
	SUB @121, 106
	ADD 3, 101
	ADD <130, 9
	CMP #-307, <-120
	ADD 10, 20
	ADD 3, @320
	SPL 0, <410
	SUB @121, 103
	SUB @121, 103
	CMP @121, 106
	SUB @121, 103
	SUB @121, 101
	ADD <130, 9
	MOV -7, <-20
	ADD <130, 9
	SLT 10, 20
	SUB 7, 188
	SPL 0, <410
	ADD <130, 9
	SUB #12, @200
	DJN -1, @-20
	SPL 0, <2
	SPL 0, <2
	DJN -1, @-20
	SPL 0, <2
	SPL 0, <2
	CMP -207, <-120
	MOV -1, <-20
	ADD 210, 30
	CMP -207, <-120
	MOV -1, <-20
