
test_both.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057d8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  0800596c  0800596c  0000696c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c20  08005c20  0000701c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005c20  08005c20  00006c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c28  08005c28  0000701c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c28  08005c28  00006c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c2c  08005c2c  00006c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08005c30  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001068  2000001c  08005c4c  0000701c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001084  08005c4c  00007084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f91  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000305d  00000000  00000000  00018fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  0001c040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfa  00000000  00000000  0001d108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172a6  00000000  00000000  0001de02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015461  00000000  00000000  000350a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c599  00000000  00000000  0004a509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6aa2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004464  00000000  00000000  000d6ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000daf4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000001c 	.word	0x2000001c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08005954 	.word	0x08005954

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000020 	.word	0x20000020
 80001d0:	08005954 	.word	0x08005954

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000500:	b590      	push	{r4, r7, lr}
 8000502:	b089      	sub	sp, #36	@ 0x24
 8000504:	af02      	add	r7, sp, #8
 8000506:	4604      	mov	r4, r0
 8000508:	4608      	mov	r0, r1
 800050a:	4611      	mov	r1, r2
 800050c:	461a      	mov	r2, r3
 800050e:	4623      	mov	r3, r4
 8000510:	71fb      	strb	r3, [r7, #7]
 8000512:	4603      	mov	r3, r0
 8000514:	71bb      	strb	r3, [r7, #6]
 8000516:	460b      	mov	r3, r1
 8000518:	717b      	strb	r3, [r7, #5]
 800051a:	4613      	mov	r3, r2
 800051c:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 800051e:	79fb      	ldrb	r3, [r7, #7]
 8000520:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8000522:	7dfb      	ldrb	r3, [r7, #23]
 8000524:	2b1f      	cmp	r3, #31
 8000526:	d802      	bhi.n	800052e <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	e002      	b.n	8000534 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 800052e:	7dfb      	ldrb	r3, [r7, #23]
 8000530:	3b20      	subs	r3, #32
 8000532:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000534:	2300      	movs	r3, #0
 8000536:	753b      	strb	r3, [r7, #20]
 8000538:	e012      	b.n	8000560 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 800053a:	7dfa      	ldrb	r2, [r7, #23]
 800053c:	7d38      	ldrb	r0, [r7, #20]
 800053e:	7d39      	ldrb	r1, [r7, #20]
 8000540:	4c3b      	ldr	r4, [pc, #236]	@ (8000630 <ILI9341_Draw_Char+0x130>)
 8000542:	4613      	mov	r3, r2
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	4413      	add	r3, r2
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	4423      	add	r3, r4
 800054c:	4403      	add	r3, r0
 800054e:	781a      	ldrb	r2, [r3, #0]
 8000550:	f101 0318 	add.w	r3, r1, #24
 8000554:	443b      	add	r3, r7
 8000556:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800055a:	7d3b      	ldrb	r3, [r7, #20]
 800055c:	3301      	adds	r3, #1
 800055e:	753b      	strb	r3, [r7, #20]
 8000560:	7d3b      	ldrb	r3, [r7, #20]
 8000562:	2b05      	cmp	r3, #5
 8000564:	d9e9      	bls.n	800053a <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8000566:	79bb      	ldrb	r3, [r7, #6]
 8000568:	b298      	uxth	r0, r3
 800056a:	797b      	ldrb	r3, [r7, #5]
 800056c:	b299      	uxth	r1, r3
 800056e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000570:	461a      	mov	r2, r3
 8000572:	0052      	lsls	r2, r2, #1
 8000574:	4413      	add	r3, r2
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	b29a      	uxth	r2, r3
 800057a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800057c:	00db      	lsls	r3, r3, #3
 800057e:	b29c      	uxth	r4, r3
 8000580:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	4623      	mov	r3, r4
 8000586:	f000 fc55 	bl	8000e34 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800058a:	2300      	movs	r3, #0
 800058c:	757b      	strb	r3, [r7, #21]
 800058e:	e047      	b.n	8000620 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000590:	2300      	movs	r3, #0
 8000592:	75bb      	strb	r3, [r7, #22]
 8000594:	e03e      	b.n	8000614 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8000596:	7d7b      	ldrb	r3, [r7, #21]
 8000598:	3318      	adds	r3, #24
 800059a:	443b      	add	r3, r7
 800059c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80005a0:	461a      	mov	r2, r3
 80005a2:	7dbb      	ldrb	r3, [r7, #22]
 80005a4:	fa42 f303 	asr.w	r3, r2, r3
 80005a8:	f003 0301 	and.w	r3, r3, #1
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d02e      	beq.n	800060e <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 80005b0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d110      	bne.n	80005d8 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80005b6:	79bb      	ldrb	r3, [r7, #6]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	7d7b      	ldrb	r3, [r7, #21]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	4413      	add	r3, r2
 80005c0:	b298      	uxth	r0, r3
 80005c2:	797b      	ldrb	r3, [r7, #5]
 80005c4:	b29a      	uxth	r2, r3
 80005c6:	7dbb      	ldrb	r3, [r7, #22]
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	4413      	add	r3, r2
 80005cc:	b29b      	uxth	r3, r3
 80005ce:	887a      	ldrh	r2, [r7, #2]
 80005d0:	4619      	mov	r1, r3
 80005d2:	f000 fb5f 	bl	8000c94 <ILI9341_Draw_Pixel>
 80005d6:	e01a      	b.n	800060e <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80005d8:	79bb      	ldrb	r3, [r7, #6]
 80005da:	b29a      	uxth	r2, r3
 80005dc:	7d7b      	ldrb	r3, [r7, #21]
 80005de:	b29b      	uxth	r3, r3
 80005e0:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80005e2:	fb11 f303 	smulbb	r3, r1, r3
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	4413      	add	r3, r2
 80005ea:	b298      	uxth	r0, r3
 80005ec:	797b      	ldrb	r3, [r7, #5]
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	7dbb      	ldrb	r3, [r7, #22]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80005f6:	fb11 f303 	smulbb	r3, r1, r3
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	4413      	add	r3, r2
 80005fe:	b299      	uxth	r1, r3
 8000600:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8000602:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000604:	887b      	ldrh	r3, [r7, #2]
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	4623      	mov	r3, r4
 800060a:	f000 fc13 	bl	8000e34 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 800060e:	7dbb      	ldrb	r3, [r7, #22]
 8000610:	3301      	adds	r3, #1
 8000612:	75bb      	strb	r3, [r7, #22]
 8000614:	7dbb      	ldrb	r3, [r7, #22]
 8000616:	2b07      	cmp	r3, #7
 8000618:	d9bd      	bls.n	8000596 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 800061a:	7d7b      	ldrb	r3, [r7, #21]
 800061c:	3301      	adds	r3, #1
 800061e:	757b      	strb	r3, [r7, #21]
 8000620:	7d7b      	ldrb	r3, [r7, #21]
 8000622:	2b05      	cmp	r3, #5
 8000624:	d9b4      	bls.n	8000590 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8000626:	bf00      	nop
 8000628:	bf00      	nop
 800062a:	371c      	adds	r7, #28
 800062c:	46bd      	mov	sp, r7
 800062e:	bd90      	pop	{r4, r7, pc}
 8000630:	080059c0 	.word	0x080059c0

08000634 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b085      	sub	sp, #20
 8000638:	af02      	add	r7, sp, #8
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	4608      	mov	r0, r1
 800063e:	4611      	mov	r1, r2
 8000640:	461a      	mov	r2, r3
 8000642:	4603      	mov	r3, r0
 8000644:	70fb      	strb	r3, [r7, #3]
 8000646:	460b      	mov	r3, r1
 8000648:	70bb      	strb	r3, [r7, #2]
 800064a:	4613      	mov	r3, r2
 800064c:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 800064e:	e017      	b.n	8000680 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	1c5a      	adds	r2, r3, #1
 8000654:	607a      	str	r2, [r7, #4]
 8000656:	7818      	ldrb	r0, [r3, #0]
 8000658:	883c      	ldrh	r4, [r7, #0]
 800065a:	78ba      	ldrb	r2, [r7, #2]
 800065c:	78f9      	ldrb	r1, [r7, #3]
 800065e:	8bbb      	ldrh	r3, [r7, #28]
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	8b3b      	ldrh	r3, [r7, #24]
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	4623      	mov	r3, r4
 8000668:	f7ff ff4a 	bl	8000500 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 800066c:	8b3b      	ldrh	r3, [r7, #24]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	461a      	mov	r2, r3
 8000672:	0052      	lsls	r2, r2, #1
 8000674:	4413      	add	r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	b2da      	uxtb	r2, r3
 800067a:	78fb      	ldrb	r3, [r7, #3]
 800067c:	4413      	add	r3, r2
 800067e:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d1e3      	bne.n	8000650 <ILI9341_Draw_Text+0x1c>
    }
}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	bd90      	pop	{r4, r7, pc}
	...

08000694 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
MX_SPI1_Init();																							//SPI INIT
 8000698:	f001 fa2a 	bl	8001af0 <MX_SPI1_Init>
MX_GPIO_Init();																							//GPIO INIT
 800069c:	f000 ffde 	bl	800165c <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80006a0:	2200      	movs	r2, #0
 80006a2:	2140      	movs	r1, #64	@ 0x40
 80006a4:	4802      	ldr	r0, [pc, #8]	@ (80006b0 <ILI9341_SPI_Init+0x1c>)
 80006a6:	f002 fe77 	bl	8003398 <HAL_GPIO_WritePin>
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40020400 	.word	0x40020400

080006b4 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80006be:	1df9      	adds	r1, r7, #7
 80006c0:	2301      	movs	r3, #1
 80006c2:	2201      	movs	r2, #1
 80006c4:	4803      	ldr	r0, [pc, #12]	@ (80006d4 <ILI9341_SPI_Send+0x20>)
 80006c6:	f003 fba2 	bl	8003e0e <HAL_SPI_Transmit>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000038 	.word	0x20000038

080006d8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2140      	movs	r1, #64	@ 0x40
 80006e6:	480b      	ldr	r0, [pc, #44]	@ (8000714 <ILI9341_Write_Command+0x3c>)
 80006e8:	f002 fe56 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006f2:	4809      	ldr	r0, [pc, #36]	@ (8000718 <ILI9341_Write_Command+0x40>)
 80006f4:	f002 fe50 	bl	8003398 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffda 	bl	80006b4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000700:	2201      	movs	r2, #1
 8000702:	2140      	movs	r1, #64	@ 0x40
 8000704:	4803      	ldr	r0, [pc, #12]	@ (8000714 <ILI9341_Write_Command+0x3c>)
 8000706:	f002 fe47 	bl	8003398 <HAL_GPIO_WritePin>
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40020400 	.word	0x40020400
 8000718:	40020000 	.word	0x40020000

0800071c <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000726:	2201      	movs	r2, #1
 8000728:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800072c:	480a      	ldr	r0, [pc, #40]	@ (8000758 <ILI9341_Write_Data+0x3c>)
 800072e:	f002 fe33 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2140      	movs	r1, #64	@ 0x40
 8000736:	4809      	ldr	r0, [pc, #36]	@ (800075c <ILI9341_Write_Data+0x40>)
 8000738:	f002 fe2e 	bl	8003398 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff ffb8 	bl	80006b4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	2140      	movs	r1, #64	@ 0x40
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <ILI9341_Write_Data+0x40>)
 800074a:	f002 fe25 	bl	8003398 <HAL_GPIO_WritePin>
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40020000 	.word	0x40020000
 800075c:	40020400 	.word	0x40020400

08000760 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8000760:	b590      	push	{r4, r7, lr}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	4604      	mov	r4, r0
 8000768:	4608      	mov	r0, r1
 800076a:	4611      	mov	r1, r2
 800076c:	461a      	mov	r2, r3
 800076e:	4623      	mov	r3, r4
 8000770:	80fb      	strh	r3, [r7, #6]
 8000772:	4603      	mov	r3, r0
 8000774:	80bb      	strh	r3, [r7, #4]
 8000776:	460b      	mov	r3, r1
 8000778:	807b      	strh	r3, [r7, #2]
 800077a:	4613      	mov	r3, r2
 800077c:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800077e:	202a      	movs	r0, #42	@ 0x2a
 8000780:	f7ff ffaa 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000784:	88fb      	ldrh	r3, [r7, #6]
 8000786:	0a1b      	lsrs	r3, r3, #8
 8000788:	b29b      	uxth	r3, r3
 800078a:	b2db      	uxtb	r3, r3
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff ffc5 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8000792:	88fb      	ldrh	r3, [r7, #6]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	4618      	mov	r0, r3
 8000798:	f7ff ffc0 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 800079c:	887b      	ldrh	r3, [r7, #2]
 800079e:	0a1b      	lsrs	r3, r3, #8
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ffb9 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80007aa:	887b      	ldrh	r3, [r7, #2]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffb4 	bl	800071c <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80007b4:	202b      	movs	r0, #43	@ 0x2b
 80007b6:	f7ff ff8f 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80007ba:	88bb      	ldrh	r3, [r7, #4]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ffaa 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80007c8:	88bb      	ldrh	r3, [r7, #4]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ffa5 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80007d2:	883b      	ldrh	r3, [r7, #0]
 80007d4:	0a1b      	lsrs	r3, r3, #8
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff ff9e 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80007e0:	883b      	ldrh	r3, [r7, #0]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff ff99 	bl	800071c <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80007ea:	202c      	movs	r0, #44	@ 0x2c
 80007ec:	f7ff ff74 	bl	80006d8 <ILI9341_Write_Command>
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd90      	pop	{r4, r7, pc}

080007f8 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2180      	movs	r1, #128	@ 0x80
 8000800:	480a      	ldr	r0, [pc, #40]	@ (800082c <ILI9341_Reset+0x34>)
 8000802:	f002 fdc9 	bl	8003398 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000806:	20c8      	movs	r0, #200	@ 0xc8
 8000808:	f001 ff7a 	bl	8002700 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	2140      	movs	r1, #64	@ 0x40
 8000810:	4807      	ldr	r0, [pc, #28]	@ (8000830 <ILI9341_Reset+0x38>)
 8000812:	f002 fdc1 	bl	8003398 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8000816:	20c8      	movs	r0, #200	@ 0xc8
 8000818:	f001 ff72 	bl	8002700 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 800081c:	2201      	movs	r2, #1
 800081e:	2180      	movs	r1, #128	@ 0x80
 8000820:	4802      	ldr	r0, [pc, #8]	@ (800082c <ILI9341_Reset+0x34>)
 8000822:	f002 fdb9 	bl	8003398 <HAL_GPIO_WritePin>
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40020800 	.word	0x40020800
 8000830:	40020400 	.word	0x40020400

08000834 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8000842:	2036      	movs	r0, #54	@ 0x36
 8000844:	f7ff ff48 	bl	80006d8 <ILI9341_Write_Command>
HAL_Delay(1);
 8000848:	2001      	movs	r0, #1
 800084a:	f001 ff59 	bl	8002700 <HAL_Delay>
	
switch(screen_rotation) 
 800084e:	7bfb      	ldrb	r3, [r7, #15]
 8000850:	2b03      	cmp	r3, #3
 8000852:	d837      	bhi.n	80008c4 <ILI9341_Set_Rotation+0x90>
 8000854:	a201      	add	r2, pc, #4	@ (adr r2, 800085c <ILI9341_Set_Rotation+0x28>)
 8000856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800085a:	bf00      	nop
 800085c:	0800086d 	.word	0x0800086d
 8000860:	08000883 	.word	0x08000883
 8000864:	08000899 	.word	0x08000899
 8000868:	080008af 	.word	0x080008af
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 800086c:	2048      	movs	r0, #72	@ 0x48
 800086e:	f7ff ff55 	bl	800071c <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8000872:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <ILI9341_Set_Rotation+0x9c>)
 8000874:	22f0      	movs	r2, #240	@ 0xf0
 8000876:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000878:	4b16      	ldr	r3, [pc, #88]	@ (80008d4 <ILI9341_Set_Rotation+0xa0>)
 800087a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800087e:	801a      	strh	r2, [r3, #0]
			break;
 8000880:	e021      	b.n	80008c6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8000882:	2028      	movs	r0, #40	@ 0x28
 8000884:	f7ff ff4a 	bl	800071c <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000888:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <ILI9341_Set_Rotation+0x9c>)
 800088a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800088e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000890:	4b10      	ldr	r3, [pc, #64]	@ (80008d4 <ILI9341_Set_Rotation+0xa0>)
 8000892:	22f0      	movs	r2, #240	@ 0xf0
 8000894:	801a      	strh	r2, [r3, #0]
			break;
 8000896:	e016      	b.n	80008c6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000898:	2088      	movs	r0, #136	@ 0x88
 800089a:	f7ff ff3f 	bl	800071c <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800089e:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <ILI9341_Set_Rotation+0x9c>)
 80008a0:	22f0      	movs	r2, #240	@ 0xf0
 80008a2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80008a4:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <ILI9341_Set_Rotation+0xa0>)
 80008a6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008aa:	801a      	strh	r2, [r3, #0]
			break;
 80008ac:	e00b      	b.n	80008c6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80008ae:	20e8      	movs	r0, #232	@ 0xe8
 80008b0:	f7ff ff34 	bl	800071c <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <ILI9341_Set_Rotation+0x9c>)
 80008b6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008ba:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80008bc:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <ILI9341_Set_Rotation+0xa0>)
 80008be:	22f0      	movs	r2, #240	@ 0xf0
 80008c0:	801a      	strh	r2, [r3, #0]
			break;
 80008c2:	e000      	b.n	80008c6 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80008c4:	bf00      	nop
	}
}
 80008c6:	bf00      	nop
 80008c8:	3710      	adds	r7, #16
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000002 	.word	0x20000002
 80008d4:	20000000 	.word	0x20000000

080008d8 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	2180      	movs	r1, #128	@ 0x80
 80008e0:	4802      	ldr	r0, [pc, #8]	@ (80008ec <ILI9341_Enable+0x14>)
 80008e2:	f002 fd59 	bl	8003398 <HAL_GPIO_WritePin>
}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40020800 	.word	0x40020800

080008f0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80008f4:	f7ff fff0 	bl	80008d8 <ILI9341_Enable>
ILI9341_SPI_Init();
 80008f8:	f7ff fecc 	bl	8000694 <ILI9341_SPI_Init>
ILI9341_Reset();
 80008fc:	f7ff ff7c 	bl	80007f8 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8000900:	2001      	movs	r0, #1
 8000902:	f7ff fee9 	bl	80006d8 <ILI9341_Write_Command>
HAL_Delay(1000);
 8000906:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800090a:	f001 fef9 	bl	8002700 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 800090e:	20cb      	movs	r0, #203	@ 0xcb
 8000910:	f7ff fee2 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8000914:	2039      	movs	r0, #57	@ 0x39
 8000916:	f7ff ff01 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800091a:	202c      	movs	r0, #44	@ 0x2c
 800091c:	f7ff fefe 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000920:	2000      	movs	r0, #0
 8000922:	f7ff fefb 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8000926:	2034      	movs	r0, #52	@ 0x34
 8000928:	f7ff fef8 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800092c:	2002      	movs	r0, #2
 800092e:	f7ff fef5 	bl	800071c <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8000932:	20cf      	movs	r0, #207	@ 0xcf
 8000934:	f7ff fed0 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000938:	2000      	movs	r0, #0
 800093a:	f7ff feef 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800093e:	20c1      	movs	r0, #193	@ 0xc1
 8000940:	f7ff feec 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000944:	2030      	movs	r0, #48	@ 0x30
 8000946:	f7ff fee9 	bl	800071c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800094a:	20e8      	movs	r0, #232	@ 0xe8
 800094c:	f7ff fec4 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000950:	2085      	movs	r0, #133	@ 0x85
 8000952:	f7ff fee3 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000956:	2000      	movs	r0, #0
 8000958:	f7ff fee0 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 800095c:	2078      	movs	r0, #120	@ 0x78
 800095e:	f7ff fedd 	bl	800071c <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000962:	20ea      	movs	r0, #234	@ 0xea
 8000964:	f7ff feb8 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000968:	2000      	movs	r0, #0
 800096a:	f7ff fed7 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800096e:	2000      	movs	r0, #0
 8000970:	f7ff fed4 	bl	800071c <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000974:	20ed      	movs	r0, #237	@ 0xed
 8000976:	f7ff feaf 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800097a:	2064      	movs	r0, #100	@ 0x64
 800097c:	f7ff fece 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000980:	2003      	movs	r0, #3
 8000982:	f7ff fecb 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000986:	2012      	movs	r0, #18
 8000988:	f7ff fec8 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 800098c:	2081      	movs	r0, #129	@ 0x81
 800098e:	f7ff fec5 	bl	800071c <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000992:	20f7      	movs	r0, #247	@ 0xf7
 8000994:	f7ff fea0 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000998:	2020      	movs	r0, #32
 800099a:	f7ff febf 	bl	800071c <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 800099e:	20c0      	movs	r0, #192	@ 0xc0
 80009a0:	f7ff fe9a 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80009a4:	2023      	movs	r0, #35	@ 0x23
 80009a6:	f7ff feb9 	bl	800071c <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80009aa:	20c1      	movs	r0, #193	@ 0xc1
 80009ac:	f7ff fe94 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80009b0:	2010      	movs	r0, #16
 80009b2:	f7ff feb3 	bl	800071c <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80009b6:	20c5      	movs	r0, #197	@ 0xc5
 80009b8:	f7ff fe8e 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80009bc:	203e      	movs	r0, #62	@ 0x3e
 80009be:	f7ff fead 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80009c2:	2028      	movs	r0, #40	@ 0x28
 80009c4:	f7ff feaa 	bl	800071c <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80009c8:	20c7      	movs	r0, #199	@ 0xc7
 80009ca:	f7ff fe85 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80009ce:	2086      	movs	r0, #134	@ 0x86
 80009d0:	f7ff fea4 	bl	800071c <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80009d4:	2036      	movs	r0, #54	@ 0x36
 80009d6:	f7ff fe7f 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80009da:	2048      	movs	r0, #72	@ 0x48
 80009dc:	f7ff fe9e 	bl	800071c <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80009e0:	203a      	movs	r0, #58	@ 0x3a
 80009e2:	f7ff fe79 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80009e6:	2055      	movs	r0, #85	@ 0x55
 80009e8:	f7ff fe98 	bl	800071c <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80009ec:	20b1      	movs	r0, #177	@ 0xb1
 80009ee:	f7ff fe73 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80009f2:	2000      	movs	r0, #0
 80009f4:	f7ff fe92 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80009f8:	2018      	movs	r0, #24
 80009fa:	f7ff fe8f 	bl	800071c <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 80009fe:	20b6      	movs	r0, #182	@ 0xb6
 8000a00:	f7ff fe6a 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000a04:	2008      	movs	r0, #8
 8000a06:	f7ff fe89 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000a0a:	2082      	movs	r0, #130	@ 0x82
 8000a0c:	f7ff fe86 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000a10:	2027      	movs	r0, #39	@ 0x27
 8000a12:	f7ff fe83 	bl	800071c <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000a16:	20f2      	movs	r0, #242	@ 0xf2
 8000a18:	f7ff fe5e 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f7ff fe7d 	bl	800071c <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000a22:	2026      	movs	r0, #38	@ 0x26
 8000a24:	f7ff fe58 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f7ff fe77 	bl	800071c <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000a2e:	20e0      	movs	r0, #224	@ 0xe0
 8000a30:	f7ff fe52 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000a34:	200f      	movs	r0, #15
 8000a36:	f7ff fe71 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000a3a:	2031      	movs	r0, #49	@ 0x31
 8000a3c:	f7ff fe6e 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000a40:	202b      	movs	r0, #43	@ 0x2b
 8000a42:	f7ff fe6b 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000a46:	200c      	movs	r0, #12
 8000a48:	f7ff fe68 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a4c:	200e      	movs	r0, #14
 8000a4e:	f7ff fe65 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000a52:	2008      	movs	r0, #8
 8000a54:	f7ff fe62 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000a58:	204e      	movs	r0, #78	@ 0x4e
 8000a5a:	f7ff fe5f 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000a5e:	20f1      	movs	r0, #241	@ 0xf1
 8000a60:	f7ff fe5c 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000a64:	2037      	movs	r0, #55	@ 0x37
 8000a66:	f7ff fe59 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000a6a:	2007      	movs	r0, #7
 8000a6c:	f7ff fe56 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000a70:	2010      	movs	r0, #16
 8000a72:	f7ff fe53 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000a76:	2003      	movs	r0, #3
 8000a78:	f7ff fe50 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a7c:	200e      	movs	r0, #14
 8000a7e:	f7ff fe4d 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000a82:	2009      	movs	r0, #9
 8000a84:	f7ff fe4a 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f7ff fe47 	bl	800071c <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000a8e:	20e1      	movs	r0, #225	@ 0xe1
 8000a90:	f7ff fe22 	bl	80006d8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff fe41 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000a9a:	200e      	movs	r0, #14
 8000a9c:	f7ff fe3e 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000aa0:	2014      	movs	r0, #20
 8000aa2:	f7ff fe3b 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000aa6:	2003      	movs	r0, #3
 8000aa8:	f7ff fe38 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000aac:	2011      	movs	r0, #17
 8000aae:	f7ff fe35 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000ab2:	2007      	movs	r0, #7
 8000ab4:	f7ff fe32 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000ab8:	2031      	movs	r0, #49	@ 0x31
 8000aba:	f7ff fe2f 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000abe:	20c1      	movs	r0, #193	@ 0xc1
 8000ac0:	f7ff fe2c 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000ac4:	2048      	movs	r0, #72	@ 0x48
 8000ac6:	f7ff fe29 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000aca:	2008      	movs	r0, #8
 8000acc:	f7ff fe26 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000ad0:	200f      	movs	r0, #15
 8000ad2:	f7ff fe23 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000ad6:	200c      	movs	r0, #12
 8000ad8:	f7ff fe20 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000adc:	2031      	movs	r0, #49	@ 0x31
 8000ade:	f7ff fe1d 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000ae2:	2036      	movs	r0, #54	@ 0x36
 8000ae4:	f7ff fe1a 	bl	800071c <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000ae8:	200f      	movs	r0, #15
 8000aea:	f7ff fe17 	bl	800071c <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000aee:	2011      	movs	r0, #17
 8000af0:	f7ff fdf2 	bl	80006d8 <ILI9341_Write_Command>
HAL_Delay(120);
 8000af4:	2078      	movs	r0, #120	@ 0x78
 8000af6:	f001 fe03 	bl	8002700 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000afa:	2029      	movs	r0, #41	@ 0x29
 8000afc:	f7ff fdec 	bl	80006d8 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000b00:	2000      	movs	r0, #0
 8000b02:	f7ff fe97 	bl	8000834 <ILI9341_Set_Rotation>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
	...

08000b0c <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b10:	b08d      	sub	sp, #52	@ 0x34
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	4603      	mov	r3, r0
 8000b16:	6039      	str	r1, [r7, #0]
 8000b18:	80fb      	strh	r3, [r7, #6]
 8000b1a:	466b      	mov	r3, sp
 8000b1c:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b2a:	d202      	bcs.n	8000b32 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b30:	e002      	b.n	8000b38 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000b32:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b3e:	483f      	ldr	r0, [pc, #252]	@ (8000c3c <ILI9341_Draw_Colour_Burst+0x130>)
 8000b40:	f002 fc2a 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2140      	movs	r1, #64	@ 0x40
 8000b48:	483d      	ldr	r0, [pc, #244]	@ (8000c40 <ILI9341_Draw_Colour_Burst+0x134>)
 8000b4a:	f002 fc25 	bl	8003398 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	0a1b      	lsrs	r3, r3, #8
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000b58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	61fb      	str	r3, [r7, #28]
 8000b60:	2300      	movs	r3, #0
 8000b62:	4688      	mov	r8, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	f04f 0200 	mov.w	r2, #0
 8000b6a:	f04f 0300 	mov.w	r3, #0
 8000b6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	460c      	mov	r4, r1
 8000b7e:	461d      	mov	r5, r3
 8000b80:	f04f 0200 	mov.w	r2, #0
 8000b84:	f04f 0300 	mov.w	r3, #0
 8000b88:	00eb      	lsls	r3, r5, #3
 8000b8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b8e:	00e2      	lsls	r2, r4, #3
 8000b90:	1dcb      	adds	r3, r1, #7
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	ebad 0d03 	sub.w	sp, sp, r3
 8000b9a:	466b      	mov	r3, sp
 8000b9c:	3300      	adds	r3, #0
 8000b9e:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ba4:	e00e      	b.n	8000bc4 <ILI9341_Draw_Colour_Burst+0xb8>
	{
		burst_buffer[j] = 	chifted;
 8000ba6:	69ba      	ldr	r2, [r7, #24]
 8000ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000baa:	4413      	add	r3, r2
 8000bac:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000bb0:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	88fa      	ldrh	r2, [r7, #6]
 8000bb8:	b2d1      	uxtb	r1, r2
 8000bba:	69ba      	ldr	r2, [r7, #24]
 8000bbc:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc0:	3302      	adds	r3, #2
 8000bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d3ec      	bcc.n	8000ba6 <ILI9341_Draw_Colour_Burst+0x9a>
	}

uint32_t Sending_Size = Size*2;
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000bd2:	697a      	ldr	r2, [r7, #20]
 8000bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bda:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000be0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000be4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000be6:	fb01 f202 	mul.w	r2, r1, r2
 8000bea:	1a9b      	subs	r3, r3, r2
 8000bec:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d010      	beq.n	8000c16 <ILI9341_Draw_Colour_Burst+0x10a>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bf8:	e009      	b.n	8000c0e <ILI9341_Draw_Colour_Burst+0x102>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	230a      	movs	r3, #10
 8000c00:	69b9      	ldr	r1, [r7, #24]
 8000c02:	4810      	ldr	r0, [pc, #64]	@ (8000c44 <ILI9341_Draw_Colour_Burst+0x138>)
 8000c04:	f003 f903 	bl	8003e0e <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d3f1      	bcc.n	8000bfa <ILI9341_Draw_Colour_Burst+0xee>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	b29a      	uxth	r2, r3
 8000c1a:	230a      	movs	r3, #10
 8000c1c:	69b9      	ldr	r1, [r7, #24]
 8000c1e:	4809      	ldr	r0, [pc, #36]	@ (8000c44 <ILI9341_Draw_Colour_Burst+0x138>)
 8000c20:	f003 f8f5 	bl	8003e0e <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000c24:	2201      	movs	r2, #1
 8000c26:	2140      	movs	r1, #64	@ 0x40
 8000c28:	4805      	ldr	r0, [pc, #20]	@ (8000c40 <ILI9341_Draw_Colour_Burst+0x134>)
 8000c2a:	f002 fbb5 	bl	8003398 <HAL_GPIO_WritePin>
 8000c2e:	46b5      	mov	sp, r6
}
 8000c30:	bf00      	nop
 8000c32:	3734      	adds	r7, #52	@ 0x34
 8000c34:	46bd      	mov	sp, r7
 8000c36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40020000 	.word	0x40020000
 8000c40:	40020400 	.word	0x40020400
 8000c44:	20000038 	.word	0x20000038

08000c48 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000c52:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <ILI9341_Fill_Screen+0x44>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <ILI9341_Fill_Screen+0x48>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2000      	movs	r0, #0
 8000c62:	f7ff fd7d 	bl	8000760 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000c66:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <ILI9341_Fill_Screen+0x44>)
 8000c68:	881b      	ldrh	r3, [r3, #0]
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b08      	ldr	r3, [pc, #32]	@ (8000c90 <ILI9341_Fill_Screen+0x48>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	fb02 f303 	mul.w	r3, r2, r3
 8000c78:	461a      	mov	r2, r3
 8000c7a:	88fb      	ldrh	r3, [r7, #6]
 8000c7c:	4611      	mov	r1, r2
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff ff44 	bl	8000b0c <ILI9341_Draw_Colour_Burst>
}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000002 	.word	0x20000002
 8000c90:	20000000 	.word	0x20000000

08000c94 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	80fb      	strh	r3, [r7, #6]
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	80bb      	strh	r3, [r7, #4]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000ca6:	4b5e      	ldr	r3, [pc, #376]	@ (8000e20 <ILI9341_Draw_Pixel+0x18c>)
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	b29b      	uxth	r3, r3
 8000cac:	88fa      	ldrh	r2, [r7, #6]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	f080 80b2 	bcs.w	8000e18 <ILI9341_Draw_Pixel+0x184>
 8000cb4:	4b5b      	ldr	r3, [pc, #364]	@ (8000e24 <ILI9341_Draw_Pixel+0x190>)
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	88ba      	ldrh	r2, [r7, #4]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	f080 80ab 	bcs.w	8000e18 <ILI9341_Draw_Pixel+0x184>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cc8:	4857      	ldr	r0, [pc, #348]	@ (8000e28 <ILI9341_Draw_Pixel+0x194>)
 8000cca:	f002 fb65 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2140      	movs	r1, #64	@ 0x40
 8000cd2:	4856      	ldr	r0, [pc, #344]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000cd4:	f002 fb60 	bl	8003398 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000cd8:	202a      	movs	r0, #42	@ 0x2a
 8000cda:	f7ff fceb 	bl	80006b4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ce4:	4850      	ldr	r0, [pc, #320]	@ (8000e28 <ILI9341_Draw_Pixel+0x194>)
 8000ce6:	f002 fb57 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000cea:	2201      	movs	r2, #1
 8000cec:	2140      	movs	r1, #64	@ 0x40
 8000cee:	484f      	ldr	r0, [pc, #316]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000cf0:	f002 fb52 	bl	8003398 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2140      	movs	r1, #64	@ 0x40
 8000cf8:	484c      	ldr	r0, [pc, #304]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000cfa:	f002 fb4d 	bl	8003398 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000cfe:	88fb      	ldrh	r3, [r7, #6]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	753b      	strb	r3, [r7, #20]
 8000d08:	88fb      	ldrh	r3, [r7, #6]
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	757b      	strb	r3, [r7, #21]
 8000d0e:	88fb      	ldrh	r3, [r7, #6]
 8000d10:	3301      	adds	r3, #1
 8000d12:	121b      	asrs	r3, r3, #8
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	75bb      	strb	r3, [r7, #22]
 8000d18:	88fb      	ldrh	r3, [r7, #6]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000d22:	f107 0114 	add.w	r1, r7, #20
 8000d26:	2301      	movs	r3, #1
 8000d28:	2204      	movs	r2, #4
 8000d2a:	4841      	ldr	r0, [pc, #260]	@ (8000e30 <ILI9341_Draw_Pixel+0x19c>)
 8000d2c:	f003 f86f 	bl	8003e0e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000d30:	2201      	movs	r2, #1
 8000d32:	2140      	movs	r1, #64	@ 0x40
 8000d34:	483d      	ldr	r0, [pc, #244]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000d36:	f002 fb2f 	bl	8003398 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d40:	4839      	ldr	r0, [pc, #228]	@ (8000e28 <ILI9341_Draw_Pixel+0x194>)
 8000d42:	f002 fb29 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000d46:	2200      	movs	r2, #0
 8000d48:	2140      	movs	r1, #64	@ 0x40
 8000d4a:	4838      	ldr	r0, [pc, #224]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000d4c:	f002 fb24 	bl	8003398 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000d50:	202b      	movs	r0, #43	@ 0x2b
 8000d52:	f7ff fcaf 	bl	80006b4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d5c:	4832      	ldr	r0, [pc, #200]	@ (8000e28 <ILI9341_Draw_Pixel+0x194>)
 8000d5e:	f002 fb1b 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000d62:	2201      	movs	r2, #1
 8000d64:	2140      	movs	r1, #64	@ 0x40
 8000d66:	4831      	ldr	r0, [pc, #196]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000d68:	f002 fb16 	bl	8003398 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2140      	movs	r1, #64	@ 0x40
 8000d70:	482e      	ldr	r0, [pc, #184]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000d72:	f002 fb11 	bl	8003398 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000d76:	88bb      	ldrh	r3, [r7, #4]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	743b      	strb	r3, [r7, #16]
 8000d80:	88bb      	ldrh	r3, [r7, #4]
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	747b      	strb	r3, [r7, #17]
 8000d86:	88bb      	ldrh	r3, [r7, #4]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	121b      	asrs	r3, r3, #8
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	74bb      	strb	r3, [r7, #18]
 8000d90:	88bb      	ldrh	r3, [r7, #4]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	3301      	adds	r3, #1
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000d9a:	f107 0110 	add.w	r1, r7, #16
 8000d9e:	2301      	movs	r3, #1
 8000da0:	2204      	movs	r2, #4
 8000da2:	4823      	ldr	r0, [pc, #140]	@ (8000e30 <ILI9341_Draw_Pixel+0x19c>)
 8000da4:	f003 f833 	bl	8003e0e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2140      	movs	r1, #64	@ 0x40
 8000dac:	481f      	ldr	r0, [pc, #124]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000dae:	f002 faf3 	bl	8003398 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000db8:	481b      	ldr	r0, [pc, #108]	@ (8000e28 <ILI9341_Draw_Pixel+0x194>)
 8000dba:	f002 faed 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2140      	movs	r1, #64	@ 0x40
 8000dc2:	481a      	ldr	r0, [pc, #104]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000dc4:	f002 fae8 	bl	8003398 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000dc8:	202c      	movs	r0, #44	@ 0x2c
 8000dca:	f7ff fc73 	bl	80006b4 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dd4:	4814      	ldr	r0, [pc, #80]	@ (8000e28 <ILI9341_Draw_Pixel+0x194>)
 8000dd6:	f002 fadf 	bl	8003398 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000dda:	2201      	movs	r2, #1
 8000ddc:	2140      	movs	r1, #64	@ 0x40
 8000dde:	4813      	ldr	r0, [pc, #76]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000de0:	f002 fada 	bl	8003398 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2140      	movs	r1, #64	@ 0x40
 8000de8:	4810      	ldr	r0, [pc, #64]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000dea:	f002 fad5 	bl	8003398 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000dee:	887b      	ldrh	r3, [r7, #2]
 8000df0:	0a1b      	lsrs	r3, r3, #8
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	733b      	strb	r3, [r7, #12]
 8000df8:	887b      	ldrh	r3, [r7, #2]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000dfe:	f107 010c 	add.w	r1, r7, #12
 8000e02:	2301      	movs	r3, #1
 8000e04:	2202      	movs	r2, #2
 8000e06:	480a      	ldr	r0, [pc, #40]	@ (8000e30 <ILI9341_Draw_Pixel+0x19c>)
 8000e08:	f003 f801 	bl	8003e0e <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2140      	movs	r1, #64	@ 0x40
 8000e10:	4806      	ldr	r0, [pc, #24]	@ (8000e2c <ILI9341_Draw_Pixel+0x198>)
 8000e12:	f002 fac1 	bl	8003398 <HAL_GPIO_WritePin>
 8000e16:	e000      	b.n	8000e1a <ILI9341_Draw_Pixel+0x186>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000e18:	bf00      	nop
	
}
 8000e1a:	3718      	adds	r7, #24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000002 	.word	0x20000002
 8000e24:	20000000 	.word	0x20000000
 8000e28:	40020000 	.word	0x40020000
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	20000038 	.word	0x20000038

08000e34 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8000e34:	b590      	push	{r4, r7, lr}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4604      	mov	r4, r0
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	4611      	mov	r1, r2
 8000e40:	461a      	mov	r2, r3
 8000e42:	4623      	mov	r3, r4
 8000e44:	80fb      	strh	r3, [r7, #6]
 8000e46:	4603      	mov	r3, r0
 8000e48:	80bb      	strh	r3, [r7, #4]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	807b      	strh	r3, [r7, #2]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000e52:	4b24      	ldr	r3, [pc, #144]	@ (8000ee4 <ILI9341_Draw_Rectangle+0xb0>)
 8000e54:	881b      	ldrh	r3, [r3, #0]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	88fa      	ldrh	r2, [r7, #6]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d23d      	bcs.n	8000eda <ILI9341_Draw_Rectangle+0xa6>
 8000e5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ee8 <ILI9341_Draw_Rectangle+0xb4>)
 8000e60:	881b      	ldrh	r3, [r3, #0]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	88ba      	ldrh	r2, [r7, #4]
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d237      	bcs.n	8000eda <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8000e6a:	88fa      	ldrh	r2, [r7, #6]
 8000e6c:	887b      	ldrh	r3, [r7, #2]
 8000e6e:	4413      	add	r3, r2
 8000e70:	4a1c      	ldr	r2, [pc, #112]	@ (8000ee4 <ILI9341_Draw_Rectangle+0xb0>)
 8000e72:	8812      	ldrh	r2, [r2, #0]
 8000e74:	b292      	uxth	r2, r2
 8000e76:	4293      	cmp	r3, r2
 8000e78:	dd05      	ble.n	8000e86 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8000e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <ILI9341_Draw_Rectangle+0xb0>)
 8000e7c:	881b      	ldrh	r3, [r3, #0]
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8000e86:	88ba      	ldrh	r2, [r7, #4]
 8000e88:	883b      	ldrh	r3, [r7, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4a16      	ldr	r2, [pc, #88]	@ (8000ee8 <ILI9341_Draw_Rectangle+0xb4>)
 8000e8e:	8812      	ldrh	r2, [r2, #0]
 8000e90:	b292      	uxth	r2, r2
 8000e92:	4293      	cmp	r3, r2
 8000e94:	dd05      	ble.n	8000ea2 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8000e96:	4b14      	ldr	r3, [pc, #80]	@ (8000ee8 <ILI9341_Draw_Rectangle+0xb4>)
 8000e98:	881b      	ldrh	r3, [r3, #0]
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	88bb      	ldrh	r3, [r7, #4]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8000ea2:	88fa      	ldrh	r2, [r7, #6]
 8000ea4:	887b      	ldrh	r3, [r7, #2]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	b29c      	uxth	r4, r3
 8000eae:	88ba      	ldrh	r2, [r7, #4]
 8000eb0:	883b      	ldrh	r3, [r7, #0]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	88b9      	ldrh	r1, [r7, #4]
 8000ebc:	88f8      	ldrh	r0, [r7, #6]
 8000ebe:	4622      	mov	r2, r4
 8000ec0:	f7ff fc4e 	bl	8000760 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8000ec4:	883b      	ldrh	r3, [r7, #0]
 8000ec6:	887a      	ldrh	r2, [r7, #2]
 8000ec8:	fb02 f303 	mul.w	r3, r2, r3
 8000ecc:	461a      	mov	r2, r3
 8000ece:	8b3b      	ldrh	r3, [r7, #24]
 8000ed0:	4611      	mov	r1, r2
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fe1a 	bl	8000b0c <ILI9341_Draw_Colour_Burst>
 8000ed8:	e000      	b.n	8000edc <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000eda:	bf00      	nop
}
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd90      	pop	{r4, r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000002 	.word	0x20000002
 8000ee8:	20000000 	.word	0x20000000

08000eec <ledchess_set_origin_top>:
#include "chess_pieces.h"

 //rzd 0 to domylnie gra szachownicy
static bool s_originTop = true;
//funckja do ustawiania orientacji szachownicy
void ledchess_set_origin_top(bool originTop){ s_originTop = originTop; }
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
 8000ef6:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <ledchess_set_origin_top+0x1c>)
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	7013      	strb	r3, [r2, #0]
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	20000004 	.word	0x20000004

08000f0c <inb>:


//sprawdzanie czy wsprzdne podane mieszcz si w szachownicy
static inline int inb(int r, int c){ return (r>=0 && r<8 && c>=0 && c<8); }
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	db0a      	blt.n	8000f32 <inb+0x26>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b07      	cmp	r3, #7
 8000f20:	dc07      	bgt.n	8000f32 <inb+0x26>
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	db04      	blt.n	8000f32 <inb+0x26>
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	2b07      	cmp	r3, #7
 8000f2c:	dc01      	bgt.n	8000f32 <inb+0x26>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <inb+0x28>
 8000f32:	2300      	movs	r3, #0
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <ledchess_sq_to_rc>:


//zmiana notacji szachowej ("e4") na rzdy i kolumny
int ledchess_sq_to_rc(const char sq[2], int* r, int* c){
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	@ 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
    if (!sq) return -1;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <ledchess_sq_to_rc+0x18>
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e02f      	b.n	8000fb8 <ledchess_sq_to_rc+0x78>
    char f = sq[0], rk = sq[1];
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	77fb      	strb	r3, [r7, #31]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3301      	adds	r3, #1
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	77bb      	strb	r3, [r7, #30]
    if (f<'a'||f>'h'||rk<'1'||rk>'8') return -1;
 8000f66:	7ffb      	ldrb	r3, [r7, #31]
 8000f68:	2b60      	cmp	r3, #96	@ 0x60
 8000f6a:	d908      	bls.n	8000f7e <ledchess_sq_to_rc+0x3e>
 8000f6c:	7ffb      	ldrb	r3, [r7, #31]
 8000f6e:	2b68      	cmp	r3, #104	@ 0x68
 8000f70:	d805      	bhi.n	8000f7e <ledchess_sq_to_rc+0x3e>
 8000f72:	7fbb      	ldrb	r3, [r7, #30]
 8000f74:	2b30      	cmp	r3, #48	@ 0x30
 8000f76:	d902      	bls.n	8000f7e <ledchess_sq_to_rc+0x3e>
 8000f78:	7fbb      	ldrb	r3, [r7, #30]
 8000f7a:	2b38      	cmp	r3, #56	@ 0x38
 8000f7c:	d902      	bls.n	8000f84 <ledchess_sq_to_rc+0x44>
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e019      	b.n	8000fb8 <ledchess_sq_to_rc+0x78>
    int file = f - 'a';
 8000f84:	7ffb      	ldrb	r3, [r7, #31]
 8000f86:	3b61      	subs	r3, #97	@ 0x61
 8000f88:	61bb      	str	r3, [r7, #24]
    int rank = rk - '1';
 8000f8a:	7fbb      	ldrb	r3, [r7, #30]
 8000f8c:	3b31      	subs	r3, #49	@ 0x31
 8000f8e:	617b      	str	r3, [r7, #20]
    if (s_originTop){
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <ledchess_sq_to_rc+0x84>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d008      	beq.n	8000faa <ledchess_sq_to_rc+0x6a>
        *r = 7 - rank;
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	f1c3 0207 	rsb	r2, r3, #7
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	601a      	str	r2, [r3, #0]
        *c = file;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	e005      	b.n	8000fb6 <ledchess_sq_to_rc+0x76>
    } else {
        *r = rank;
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	697a      	ldr	r2, [r7, #20]
 8000fae:	601a      	str	r2, [r3, #0]
        *c = file;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	601a      	str	r2, [r3, #0]
    }
    return 0;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3724      	adds	r7, #36	@ 0x24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	20000004 	.word	0x20000004

08000fc8 <ledchess_xy_to_index>:

//Uoenie szachownicy to serpentyna 8x8 (rzd 0 L->P, rzd 1 P->L, itd.)
uint16_t ledchess_xy_to_index(int r, int c){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
    if (!inb(r,c)) return 0;
 8000fd2:	6839      	ldr	r1, [r7, #0]
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff ff99 	bl	8000f0c <inb>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <ledchess_xy_to_index+0x1c>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	e017      	b.n	8001014 <ledchess_xy_to_index+0x4c>
    if ((r & 1) == 0){
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d108      	bne.n	8001000 <ledchess_xy_to_index+0x38>
        return (uint16_t)(r*8 + c);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	00db      	lsls	r3, r3, #3
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	4413      	add	r3, r2
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	e009      	b.n	8001014 <ledchess_xy_to_index+0x4c>
    } else {
        return (uint16_t)(r*8 + (7 - c));
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	b29b      	uxth	r3, r3
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	b29a      	uxth	r2, r3
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	b29b      	uxth	r3, r3
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	b29b      	uxth	r3, r3
 8001010:	3307      	adds	r3, #7
 8001012:	b29b      	uxth	r3, r3
    }
}
 8001014:	4618      	mov	r0, r3
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <set_sq>:



//rysowanie cieek ruchw

static void set_sq(int r,int c, uint8_t R,uint8_t G,uint8_t B){
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	4611      	mov	r1, r2
 8001028:	461a      	mov	r2, r3
 800102a:	460b      	mov	r3, r1
 800102c:	71fb      	strb	r3, [r7, #7]
 800102e:	4613      	mov	r3, r2
 8001030:	71bb      	strb	r3, [r7, #6]
    if (!inb(r,c)) return;
 8001032:	68b9      	ldr	r1, [r7, #8]
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f7ff ff69 	bl	8000f0c <inb>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00d      	beq.n	800105c <set_sq+0x40>
    uint16_t idx = ledchess_xy_to_index(r,c);
 8001040:	68b9      	ldr	r1, [r7, #8]
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f7ff ffc0 	bl	8000fc8 <ledchess_xy_to_index>
 8001048:	4603      	mov	r3, r0
 800104a:	82fb      	strh	r3, [r7, #22]
    ws2812_set(idx, R,G,B);
 800104c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001050:	79ba      	ldrb	r2, [r7, #6]
 8001052:	79f9      	ldrb	r1, [r7, #7]
 8001054:	8af8      	ldrh	r0, [r7, #22]
 8001056:	f001 f9f3 	bl	8002440 <ws2812_set>
 800105a:	e000      	b.n	800105e <set_sq+0x42>
    if (!inb(r,c)) return;
 800105c:	bf00      	nop
}
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <draw_line_dir>:

//rysuje lini od (r,c) w kierunku (dr,dc) a do (r1,c1) wcznie
static void draw_line_dir(int r,int c, int dr,int dc,
                          int r1,int c1, uint8_t R,uint8_t G,uint8_t B){
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af02      	add	r7, sp, #8
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	603b      	str	r3, [r7, #0]
    int cr = r, cc = c;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	613b      	str	r3, [r7, #16]
    while (inb(cr,cc)){
 800107a:	e01b      	b.n	80010b4 <draw_line_dir+0x50>
        cr += dr; cc += dc;
 800107c:	697a      	ldr	r2, [r7, #20]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	4413      	add	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
        set_sq(cr,cc,R,G,B);
 800108c:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001090:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001094:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	460b      	mov	r3, r1
 800109c:	6939      	ldr	r1, [r7, #16]
 800109e:	6978      	ldr	r0, [r7, #20]
 80010a0:	f7ff ffbc 	bl	800101c <set_sq>
        if (cr==r1 && cc==c1) break;
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	6a3b      	ldr	r3, [r7, #32]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d103      	bne.n	80010b4 <draw_line_dir+0x50>
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d007      	beq.n	80010c4 <draw_line_dir+0x60>
    while (inb(cr,cc)){
 80010b4:	6939      	ldr	r1, [r7, #16]
 80010b6:	6978      	ldr	r0, [r7, #20]
 80010b8:	f7ff ff28 	bl	8000f0c <inb>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d1dc      	bne.n	800107c <draw_line_dir+0x18>
    }
}
 80010c2:	e000      	b.n	80010c6 <draw_line_dir+0x62>
        if (cr==r1 && cc==c1) break;
 80010c4:	bf00      	nop
}
 80010c6:	bf00      	nop
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <is_knight_target>:

//sprawdzanie czy ko nie chce "wyskoczy" poza obszar gry
static int is_knight_target(int r0,int c0,int r1,int c1){
 80010ce:	b480      	push	{r7}
 80010d0:	b087      	sub	sp, #28
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	60f8      	str	r0, [r7, #12]
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	607a      	str	r2, [r7, #4]
 80010da:	603b      	str	r3, [r7, #0]
    int dr = r1 - r0, dc = c1 - c0;
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	613b      	str	r3, [r7, #16]
    if (dr<0) dr=-dr; if (dc<0) dc=-dc;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	da02      	bge.n	80010f8 <is_knight_target+0x2a>
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	425b      	negs	r3, r3
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	da02      	bge.n	8001104 <is_knight_target+0x36>
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	425b      	negs	r3, r3
 8001102:	613b      	str	r3, [r7, #16]
    return (dr==2 && dc==1) || (dr==1 && dc==2);
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d102      	bne.n	8001110 <is_knight_target+0x42>
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d005      	beq.n	800111c <is_knight_target+0x4e>
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d104      	bne.n	8001120 <is_knight_target+0x52>
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	2b02      	cmp	r3, #2
 800111a:	d101      	bne.n	8001120 <is_knight_target+0x52>
 800111c:	2301      	movs	r3, #1
 800111e:	e000      	b.n	8001122 <is_knight_target+0x54>
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	371c      	adds	r7, #28
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr

0800112e <same_diag>:

//sprawdzanie czy ruch wykonywany jest w ramach tej samej przektnej / rzdu / kolumny
static int same_diag(int r0,int c0,int r1,int c1){ return (r0-c0)==(r1-c1) || (r0+c0)==(r1+c1); }
 800112e:	b480      	push	{r7}
 8001130:	b085      	sub	sp, #20
 8001132:	af00      	add	r7, sp, #0
 8001134:	60f8      	str	r0, [r7, #12]
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	1ad2      	subs	r2, r2, r3
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	1acb      	subs	r3, r1, r3
 8001148:	429a      	cmp	r2, r3
 800114a:	d007      	beq.n	800115c <same_diag+0x2e>
 800114c:	68fa      	ldr	r2, [r7, #12]
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	441a      	add	r2, r3
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	440b      	add	r3, r1
 8001158:	429a      	cmp	r2, r3
 800115a:	d101      	bne.n	8001160 <same_diag+0x32>
 800115c:	2301      	movs	r3, #1
 800115e:	e000      	b.n	8001162 <same_diag+0x34>
 8001160:	2300      	movs	r3, #0
 8001162:	4618      	mov	r0, r3
 8001164:	3714      	adds	r7, #20
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <same_rank>:
static int same_rank(int r0,int c0,int r1,int c1){ (void)c0; (void)c1; return r0==r1; }
 800116e:	b480      	push	{r7}
 8001170:	b085      	sub	sp, #20
 8001172:	af00      	add	r7, sp, #0
 8001174:	60f8      	str	r0, [r7, #12]
 8001176:	60b9      	str	r1, [r7, #8]
 8001178:	607a      	str	r2, [r7, #4]
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	429a      	cmp	r2, r3
 8001182:	bf0c      	ite	eq
 8001184:	2301      	moveq	r3, #1
 8001186:	2300      	movne	r3, #0
 8001188:	b2db      	uxtb	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <same_file>:
static int same_file(int r0,int c0,int r1,int c1){ (void)r0; (void)r1; return c0==c1; }
 8001196:	b480      	push	{r7}
 8001198:	b085      	sub	sp, #20
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	68ba      	ldr	r2, [r7, #8]
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	bf0c      	ite	eq
 80011ac:	2301      	moveq	r3, #1
 80011ae:	2300      	movne	r3, #0
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	3714      	adds	r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
	...

080011c0 <ledchess_draw_move_rc>:

void ledchess_draw_move_rc(ledchess_piece_t piece, int r0, int c0, int r1, int c1,
                           uint8_t cr, uint8_t cg, uint8_t cb,
                           ledchess_side_t pawn_dir)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b09a      	sub	sp, #104	@ 0x68
 80011c4:	af06      	add	r7, sp, #24
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
    if (!inb(r0,c0) || !inb(r1,c1)) return;
 80011d0:	6879      	ldr	r1, [r7, #4]
 80011d2:	68b8      	ldr	r0, [r7, #8]
 80011d4:	f7ff fe9a 	bl	8000f0c <inb>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f000 81b0 	beq.w	8001540 <ledchess_draw_move_rc+0x380>
 80011e0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80011e2:	6838      	ldr	r0, [r7, #0]
 80011e4:	f7ff fe92 	bl	8000f0c <inb>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 81a8 	beq.w	8001540 <ledchess_draw_move_rc+0x380>

    set_sq(r0,c0, cr, cg/2, cb/2);
 80011f0:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80011f4:	085b      	lsrs	r3, r3, #1
 80011f6:	b2d9      	uxtb	r1, r3
 80011f8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80011fc:	085b      	lsrs	r3, r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001204:	9300      	str	r3, [sp, #0]
 8001206:	460b      	mov	r3, r1
 8001208:	6879      	ldr	r1, [r7, #4]
 800120a:	68b8      	ldr	r0, [r7, #8]
 800120c:	f7ff ff06 	bl	800101c <set_sq>
    set_sq(r1,c1, cr, cg, cb);
 8001210:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 8001214:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001218:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	460b      	mov	r3, r1
 8001220:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001222:	6838      	ldr	r0, [r7, #0]
 8001224:	f7ff fefa 	bl	800101c <set_sq>

    switch (piece){
 8001228:	7bfb      	ldrb	r3, [r7, #15]
 800122a:	2b05      	cmp	r3, #5
 800122c:	f200 8195 	bhi.w	800155a <ledchess_draw_move_rc+0x39a>
 8001230:	a201      	add	r2, pc, #4	@ (adr r2, 8001238 <ledchess_draw_move_rc+0x78>)
 8001232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001236:	bf00      	nop
 8001238:	08001251 	.word	0x08001251
 800123c:	080012cb 	.word	0x080012cb
 8001240:	080012f9 	.word	0x080012f9
 8001244:	08001359 	.word	0x08001359
 8001248:	080013f3 	.word	0x080013f3
 800124c:	080014e9 	.word	0x080014e9
    case PIECE_PAWN: {
        int dir = (int)pawn_dir;     // +1 lub -1
 8001250:	f997 3068 	ldrsb.w	r3, [r7, #104]	@ 0x68
 8001254:	623b      	str	r3, [r7, #32]
        int dr = r1 - r0;
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	61fb      	str	r3, [r7, #28]
        int dc = c1 - c0;
 800125e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	61bb      	str	r3, [r7, #24]
        if (dc==0 && (dr==dir || dr==2*dir)){
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	2b00      	cmp	r3, #0
 800126a:	f040 816b 	bne.w	8001544 <ledchess_draw_move_rc+0x384>
 800126e:	69fa      	ldr	r2, [r7, #28]
 8001270:	6a3b      	ldr	r3, [r7, #32]
 8001272:	429a      	cmp	r2, r3
 8001274:	d005      	beq.n	8001282 <ledchess_draw_move_rc+0xc2>
 8001276:	6a3b      	ldr	r3, [r7, #32]
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	69fa      	ldr	r2, [r7, #28]
 800127c:	429a      	cmp	r2, r3
 800127e:	f040 8161 	bne.w	8001544 <ledchess_draw_move_rc+0x384>
            int step = (dr>0)? +1 : -1;
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	2b00      	cmp	r3, #0
 8001286:	dd01      	ble.n	800128c <ledchess_draw_move_rc+0xcc>
 8001288:	2301      	movs	r3, #1
 800128a:	e001      	b.n	8001290 <ledchess_draw_move_rc+0xd0>
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	617b      	str	r3, [r7, #20]
            for (int rr=r0+step; rr!=r1+step; rr+=step){
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	4413      	add	r3, r2
 8001298:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800129a:	e00f      	b.n	80012bc <ledchess_draw_move_rc+0xfc>
                set_sq(rr,c0, cr, cg, cb);
 800129c:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 80012a0:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80012a4:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	460b      	mov	r3, r1
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80012b0:	f7ff feb4 	bl	800101c <set_sq>
            for (int rr=r0+step; rr!=r1+step; rr+=step){
 80012b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	4413      	add	r3, r2
 80012ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	4413      	add	r3, r2
 80012c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d1e9      	bne.n	800129c <ledchess_draw_move_rc+0xdc>
            }
        }
    } break;
 80012c8:	e13c      	b.n	8001544 <ledchess_draw_move_rc+0x384>

    case PIECE_KNIGHT:
        if (is_knight_target(r0,c0,r1,c1)){
 80012ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	6879      	ldr	r1, [r7, #4]
 80012d0:	68b8      	ldr	r0, [r7, #8]
 80012d2:	f7ff fefc 	bl	80010ce <is_knight_target>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 8135 	beq.w	8001548 <ledchess_draw_move_rc+0x388>
            set_sq(r1,c1, cr, cg, cb);
 80012de:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 80012e2:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80012e6:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	460b      	mov	r3, r1
 80012ee:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80012f0:	6838      	ldr	r0, [r7, #0]
 80012f2:	f7ff fe93 	bl	800101c <set_sq>
        }
        break;
 80012f6:	e127      	b.n	8001548 <ledchess_draw_move_rc+0x388>

    case PIECE_BISHOP:
        if (same_diag(r0,c0,r1,c1)){
 80012f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	68b8      	ldr	r0, [r7, #8]
 8001300:	f7ff ff15 	bl	800112e <same_diag>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	f000 8120 	beq.w	800154c <ledchess_draw_move_rc+0x38c>
            int dr = (r1>r0)? +1 : -1;
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	429a      	cmp	r2, r3
 8001312:	dd01      	ble.n	8001318 <ledchess_draw_move_rc+0x158>
 8001314:	2301      	movs	r3, #1
 8001316:	e001      	b.n	800131c <ledchess_draw_move_rc+0x15c>
 8001318:	f04f 33ff 	mov.w	r3, #4294967295
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
            int dc = (c1>c0)? +1 : -1;
 800131e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	429a      	cmp	r2, r3
 8001324:	dd01      	ble.n	800132a <ledchess_draw_move_rc+0x16a>
 8001326:	2301      	movs	r3, #1
 8001328:	e001      	b.n	800132e <ledchess_draw_move_rc+0x16e>
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
            draw_line_dir(r0,c0, dr,dc, r1,c1, cr,cg,cb);
 8001330:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001334:	9304      	str	r3, [sp, #16]
 8001336:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800133a:	9303      	str	r3, [sp, #12]
 800133c:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001340:	9302      	str	r3, [sp, #8]
 8001342:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	68b8      	ldr	r0, [r7, #8]
 8001352:	f7ff fe87 	bl	8001064 <draw_line_dir>
        }
        break;
 8001356:	e0f9      	b.n	800154c <ledchess_draw_move_rc+0x38c>

    case PIECE_ROOK:
        if (same_rank(r0,c0,r1,c1)){
 8001358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800135a:	683a      	ldr	r2, [r7, #0]
 800135c:	6879      	ldr	r1, [r7, #4]
 800135e:	68b8      	ldr	r0, [r7, #8]
 8001360:	f7ff ff05 	bl	800116e <same_rank>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d01c      	beq.n	80013a4 <ledchess_draw_move_rc+0x1e4>
            int dc = (c1>c0)? +1 : -1;
 800136a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	429a      	cmp	r2, r3
 8001370:	dd01      	ble.n	8001376 <ledchess_draw_move_rc+0x1b6>
 8001372:	2301      	movs	r3, #1
 8001374:	e001      	b.n	800137a <ledchess_draw_move_rc+0x1ba>
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
 800137a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            draw_line_dir(r0,c0, 0,dc, r1,c1, cr,cg,cb);
 800137c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001380:	9304      	str	r3, [sp, #16]
 8001382:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001386:	9303      	str	r3, [sp, #12]
 8001388:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800138c:	9302      	str	r3, [sp, #8]
 800138e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001398:	2200      	movs	r2, #0
 800139a:	6879      	ldr	r1, [r7, #4]
 800139c:	68b8      	ldr	r0, [r7, #8]
 800139e:	f7ff fe61 	bl	8001064 <draw_line_dir>
        } else if (same_file(r0,c0,r1,c1)){
            int dr = (r1>r0)? +1 : -1;
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
        }
        break;
 80013a2:	e0d5      	b.n	8001550 <ledchess_draw_move_rc+0x390>
        } else if (same_file(r0,c0,r1,c1)){
 80013a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	6879      	ldr	r1, [r7, #4]
 80013aa:	68b8      	ldr	r0, [r7, #8]
 80013ac:	f7ff fef3 	bl	8001196 <same_file>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f000 80cc 	beq.w	8001550 <ledchess_draw_move_rc+0x390>
            int dr = (r1>r0)? +1 : -1;
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	429a      	cmp	r2, r3
 80013be:	dd01      	ble.n	80013c4 <ledchess_draw_move_rc+0x204>
 80013c0:	2301      	movs	r3, #1
 80013c2:	e001      	b.n	80013c8 <ledchess_draw_move_rc+0x208>
 80013c4:	f04f 33ff 	mov.w	r3, #4294967295
 80013c8:	633b      	str	r3, [r7, #48]	@ 0x30
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
 80013ca:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80013ce:	9304      	str	r3, [sp, #16]
 80013d0:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80013d4:	9303      	str	r3, [sp, #12]
 80013d6:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80013da:	9302      	str	r3, [sp, #8]
 80013dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	2300      	movs	r3, #0
 80013e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	68b8      	ldr	r0, [r7, #8]
 80013ec:	f7ff fe3a 	bl	8001064 <draw_line_dir>
        break;
 80013f0:	e0ae      	b.n	8001550 <ledchess_draw_move_rc+0x390>

    case PIECE_QUEEN:
        if (same_diag(r0,c0,r1,c1)){
 80013f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	68b8      	ldr	r0, [r7, #8]
 80013fa:	f7ff fe98 	bl	800112e <same_diag>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d025      	beq.n	8001450 <ledchess_draw_move_rc+0x290>
            int dr = (r1>r0)? +1 : -1;
 8001404:	683a      	ldr	r2, [r7, #0]
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	429a      	cmp	r2, r3
 800140a:	dd01      	ble.n	8001410 <ledchess_draw_move_rc+0x250>
 800140c:	2301      	movs	r3, #1
 800140e:	e001      	b.n	8001414 <ledchess_draw_move_rc+0x254>
 8001410:	f04f 33ff 	mov.w	r3, #4294967295
 8001414:	63bb      	str	r3, [r7, #56]	@ 0x38
            int dc = (c1>c0)? +1 : -1;
 8001416:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	429a      	cmp	r2, r3
 800141c:	dd01      	ble.n	8001422 <ledchess_draw_move_rc+0x262>
 800141e:	2301      	movs	r3, #1
 8001420:	e001      	b.n	8001426 <ledchess_draw_move_rc+0x266>
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	637b      	str	r3, [r7, #52]	@ 0x34
            draw_line_dir(r0,c0, dr,dc, r1,c1, cr,cg,cb);
 8001428:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800142c:	9304      	str	r3, [sp, #16]
 800142e:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001432:	9303      	str	r3, [sp, #12]
 8001434:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001438:	9302      	str	r3, [sp, #8]
 800143a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001444:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	68b8      	ldr	r0, [r7, #8]
 800144a:	f7ff fe0b 	bl	8001064 <draw_line_dir>
            draw_line_dir(r0,c0, 0,dc, r1,c1, cr,cg,cb);
        } else if (same_file(r0,c0,r1,c1)){
            int dr = (r1>r0)? +1 : -1;
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
        }
        break;
 800144e:	e081      	b.n	8001554 <ledchess_draw_move_rc+0x394>
        } else if (same_rank(r0,c0,r1,c1)){
 8001450:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	68b8      	ldr	r0, [r7, #8]
 8001458:	f7ff fe89 	bl	800116e <same_rank>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d01c      	beq.n	800149c <ledchess_draw_move_rc+0x2dc>
            int dc = (c1>c0)? +1 : -1;
 8001462:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	429a      	cmp	r2, r3
 8001468:	dd01      	ble.n	800146e <ledchess_draw_move_rc+0x2ae>
 800146a:	2301      	movs	r3, #1
 800146c:	e001      	b.n	8001472 <ledchess_draw_move_rc+0x2b2>
 800146e:	f04f 33ff 	mov.w	r3, #4294967295
 8001472:	63fb      	str	r3, [r7, #60]	@ 0x3c
            draw_line_dir(r0,c0, 0,dc, r1,c1, cr,cg,cb);
 8001474:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001478:	9304      	str	r3, [sp, #16]
 800147a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800147e:	9303      	str	r3, [sp, #12]
 8001480:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001490:	2200      	movs	r2, #0
 8001492:	6879      	ldr	r1, [r7, #4]
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f7ff fde5 	bl	8001064 <draw_line_dir>
        break;
 800149a:	e05b      	b.n	8001554 <ledchess_draw_move_rc+0x394>
        } else if (same_file(r0,c0,r1,c1)){
 800149c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	6879      	ldr	r1, [r7, #4]
 80014a2:	68b8      	ldr	r0, [r7, #8]
 80014a4:	f7ff fe77 	bl	8001196 <same_file>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d052      	beq.n	8001554 <ledchess_draw_move_rc+0x394>
            int dr = (r1>r0)? +1 : -1;
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	dd01      	ble.n	80014ba <ledchess_draw_move_rc+0x2fa>
 80014b6:	2301      	movs	r3, #1
 80014b8:	e001      	b.n	80014be <ledchess_draw_move_rc+0x2fe>
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	643b      	str	r3, [r7, #64]	@ 0x40
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
 80014c0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80014c4:	9304      	str	r3, [sp, #16]
 80014c6:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80014ca:	9303      	str	r3, [sp, #12]
 80014cc:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80014d0:	9302      	str	r3, [sp, #8]
 80014d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014d4:	9301      	str	r3, [sp, #4]
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2300      	movs	r3, #0
 80014dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	68b8      	ldr	r0, [r7, #8]
 80014e2:	f7ff fdbf 	bl	8001064 <draw_line_dir>
        break;
 80014e6:	e035      	b.n	8001554 <ledchess_draw_move_rc+0x394>

    case PIECE_KING: {
        int dr = r1 - r0, dc = c1 - c0;
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80014f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	647b      	str	r3, [r7, #68]	@ 0x44
        if (dr<0) dr=-dr; if (dc<0) dc=-dc;
 80014f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	da02      	bge.n	8001504 <ledchess_draw_move_rc+0x344>
 80014fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001500:	425b      	negs	r3, r3
 8001502:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001506:	2b00      	cmp	r3, #0
 8001508:	da02      	bge.n	8001510 <ledchess_draw_move_rc+0x350>
 800150a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800150c:	425b      	negs	r3, r3
 800150e:	647b      	str	r3, [r7, #68]	@ 0x44
        if (dr<=1 && dc<=1 && (dr+dc)>0){
 8001510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001512:	2b01      	cmp	r3, #1
 8001514:	dc20      	bgt.n	8001558 <ledchess_draw_move_rc+0x398>
 8001516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001518:	2b01      	cmp	r3, #1
 800151a:	dc1d      	bgt.n	8001558 <ledchess_draw_move_rc+0x398>
 800151c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800151e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001520:	4413      	add	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	dd18      	ble.n	8001558 <ledchess_draw_move_rc+0x398>
            set_sq(r1,c1, cr, cg, cb);
 8001526:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 800152a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800152e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	460b      	mov	r3, r1
 8001536:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001538:	6838      	ldr	r0, [r7, #0]
 800153a:	f7ff fd6f 	bl	800101c <set_sq>
        }
    } break;
 800153e:	e00b      	b.n	8001558 <ledchess_draw_move_rc+0x398>
    if (!inb(r0,c0) || !inb(r1,c1)) return;
 8001540:	bf00      	nop
 8001542:	e00a      	b.n	800155a <ledchess_draw_move_rc+0x39a>
    } break;
 8001544:	bf00      	nop
 8001546:	e008      	b.n	800155a <ledchess_draw_move_rc+0x39a>
        break;
 8001548:	bf00      	nop
 800154a:	e006      	b.n	800155a <ledchess_draw_move_rc+0x39a>
        break;
 800154c:	bf00      	nop
 800154e:	e004      	b.n	800155a <ledchess_draw_move_rc+0x39a>
        break;
 8001550:	bf00      	nop
 8001552:	e002      	b.n	800155a <ledchess_draw_move_rc+0x39a>
        break;
 8001554:	bf00      	nop
 8001556:	e000      	b.n	800155a <ledchess_draw_move_rc+0x39a>
    } break;
 8001558:	bf00      	nop
    }
}
 800155a:	3750      	adds	r7, #80	@ 0x50
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <ledchess_draw_move>:

void ledchess_draw_move(ledchess_piece_t piece, const char from[2], const char to[2],
                        uint8_t cr, uint8_t cg, uint8_t cb,
                        ledchess_side_t pawn_dir)
{
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	b08e      	sub	sp, #56	@ 0x38
 8001564:	af06      	add	r7, sp, #24
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	461a      	mov	r2, r3
 800156c:	4603      	mov	r3, r0
 800156e:	73fb      	strb	r3, [r7, #15]
 8001570:	4613      	mov	r3, r2
 8001572:	73bb      	strb	r3, [r7, #14]
    int r0,c0,r1,c1;
    if (ledchess_sq_to_rc(from,&r0,&c0)!=0) return;
 8001574:	f107 0218 	add.w	r2, r7, #24
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	4619      	mov	r1, r3
 800157e:	68b8      	ldr	r0, [r7, #8]
 8001580:	f7ff fcde 	bl	8000f40 <ledchess_sq_to_rc>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d120      	bne.n	80015cc <ledchess_draw_move+0x6c>
    if (ledchess_sq_to_rc(to,&r1,&c1)!=0) return;
 800158a:	f107 0210 	add.w	r2, r7, #16
 800158e:	f107 0314 	add.w	r3, r7, #20
 8001592:	4619      	mov	r1, r3
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fcd3 	bl	8000f40 <ledchess_sq_to_rc>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d117      	bne.n	80015d0 <ledchess_draw_move+0x70>
    ledchess_draw_move_rc(piece, r0,c0, r1,c1, cr,cg,cb, pawn_dir);
 80015a0:	69f9      	ldr	r1, [r7, #28]
 80015a2:	69bc      	ldr	r4, [r7, #24]
 80015a4:	697d      	ldr	r5, [r7, #20]
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	7bf8      	ldrb	r0, [r7, #15]
 80015aa:	f997 2038 	ldrsb.w	r2, [r7, #56]	@ 0x38
 80015ae:	9204      	str	r2, [sp, #16]
 80015b0:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80015b4:	9203      	str	r2, [sp, #12]
 80015b6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80015ba:	9202      	str	r2, [sp, #8]
 80015bc:	7bba      	ldrb	r2, [r7, #14]
 80015be:	9201      	str	r2, [sp, #4]
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	462b      	mov	r3, r5
 80015c4:	4622      	mov	r2, r4
 80015c6:	f7ff fdfb 	bl	80011c0 <ledchess_draw_move_rc>
 80015ca:	e002      	b.n	80015d2 <ledchess_draw_move+0x72>
    if (ledchess_sq_to_rc(from,&r0,&c0)!=0) return;
 80015cc:	bf00      	nop
 80015ce:	e000      	b.n	80015d2 <ledchess_draw_move+0x72>
    if (ledchess_sq_to_rc(to,&r1,&c1)!=0) return;
 80015d0:	bf00      	nop
}
 80015d2:	3720      	adds	r7, #32
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bdb0      	pop	{r4, r5, r7, pc}

080015d8 <leds_show_and_pause>:
    ledchess_draw_move_rc(PIECE_PAWN, r0,c0, r1,c1, r,g,b, pawn_dir);
}

//wysyanie buforu z opnieniem
void leds_show_and_pause(uint32_t ms)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    while (ws2812_busy()) {}
 80015e0:	bf00      	nop
 80015e2:	f000 ffad 	bl	8002540 <ws2812_busy>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1fa      	bne.n	80015e2 <leds_show_and_pause+0xa>
    ws2812_show_async();
 80015ec:	f000 ffb4 	bl	8002558 <ws2812_show_async>
    while (ws2812_busy()) {}
 80015f0:	bf00      	nop
 80015f2:	f000 ffa5 	bl	8002540 <ws2812_busy>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1fa      	bne.n	80015f2 <leds_show_and_pause+0x1a>
    HAL_Delay(ms);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f001 f87f 	bl	8002700 <HAL_Delay>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	4b10      	ldr	r3, [pc, #64]	@ (8001658 <MX_DMA_Init+0x4c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a0f      	ldr	r2, [pc, #60]	@ (8001658 <MX_DMA_Init+0x4c>)
 800161c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <MX_DMA_Init+0x4c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800162e:	2200      	movs	r2, #0
 8001630:	2100      	movs	r1, #0
 8001632:	2039      	movs	r0, #57	@ 0x39
 8001634:	f001 f963 	bl	80028fe <HAL_NVIC_SetPriority>
 8001638:	2039      	movs	r0, #57	@ 0x39
 800163a:	f001 f97c 	bl	8002936 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800163e:	2200      	movs	r2, #0
 8001640:	2101      	movs	r1, #1
 8001642:	203b      	movs	r0, #59	@ 0x3b
 8001644:	f001 f95b 	bl	80028fe <HAL_NVIC_SetPriority>
 8001648:	203b      	movs	r0, #59	@ 0x3b
 800164a:	f001 f974 	bl	8002936 <HAL_NVIC_EnableIRQ>

}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40023800 	.word	0x40023800

0800165c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	4b5b      	ldr	r3, [pc, #364]	@ (80017e4 <MX_GPIO_Init+0x188>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	4a5a      	ldr	r2, [pc, #360]	@ (80017e4 <MX_GPIO_Init+0x188>)
 800167c:	f043 0304 	orr.w	r3, r3, #4
 8001680:	6313      	str	r3, [r2, #48]	@ 0x30
 8001682:	4b58      	ldr	r3, [pc, #352]	@ (80017e4 <MX_GPIO_Init+0x188>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	f003 0304 	and.w	r3, r3, #4
 800168a:	613b      	str	r3, [r7, #16]
 800168c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b54      	ldr	r3, [pc, #336]	@ (80017e4 <MX_GPIO_Init+0x188>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a53      	ldr	r2, [pc, #332]	@ (80017e4 <MX_GPIO_Init+0x188>)
 8001698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b51      	ldr	r3, [pc, #324]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	4b4d      	ldr	r3, [pc, #308]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	4a4c      	ldr	r2, [pc, #304]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ba:	4b4a      	ldr	r3, [pc, #296]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4b46      	ldr	r3, [pc, #280]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a45      	ldr	r2, [pc, #276]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016d0:	f043 0302 	orr.w	r3, r3, #2
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b43      	ldr	r3, [pc, #268]	@ (80017e4 <MX_GPIO_Init+0x188>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2180      	movs	r1, #128	@ 0x80
 80016e6:	4840      	ldr	r0, [pc, #256]	@ (80017e8 <MX_GPIO_Init+0x18c>)
 80016e8:	f001 fe56 	bl	8003398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016f2:	483e      	ldr	r0, [pc, #248]	@ (80017ec <MX_GPIO_Init+0x190>)
 80016f4:	f001 fe50 	bl	8003398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80016f8:	2200      	movs	r2, #0
 80016fa:	2140      	movs	r1, #64	@ 0x40
 80016fc:	483c      	ldr	r0, [pc, #240]	@ (80017f0 <MX_GPIO_Init+0x194>)
 80016fe:	f001 fe4b 	bl	8003398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001702:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001708:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800170c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4833      	ldr	r0, [pc, #204]	@ (80017e8 <MX_GPIO_Init+0x18c>)
 800171a:	f001 fcb9 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001722:	2301      	movs	r3, #1
 8001724:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172a:	2300      	movs	r3, #0
 800172c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	4619      	mov	r1, r3
 8001734:	482c      	ldr	r0, [pc, #176]	@ (80017e8 <MX_GPIO_Init+0x18c>)
 8001736:	f001 fcab 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800173a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800173e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001740:	2301      	movs	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	4619      	mov	r1, r3
 8001752:	4826      	ldr	r0, [pc, #152]	@ (80017ec <MX_GPIO_Init+0x190>)
 8001754:	f001 fc9c 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001758:	2340      	movs	r3, #64	@ 0x40
 800175a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175c:	2301      	movs	r3, #1
 800175e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	4619      	mov	r1, r3
 800176e:	4820      	ldr	r0, [pc, #128]	@ (80017f0 <MX_GPIO_Init+0x194>)
 8001770:	f001 fc8e 	bl	8003090 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	2103      	movs	r1, #3
 8001778:	481b      	ldr	r0, [pc, #108]	@ (80017e8 <MX_GPIO_Init+0x18c>)
 800177a:	f001 fe0d 	bl	8003398 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	2101      	movs	r1, #1
 8001782:	481b      	ldr	r0, [pc, #108]	@ (80017f0 <MX_GPIO_Init+0x194>)
 8001784:	f001 fe08 	bl	8003398 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001788:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800178c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800178e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001792:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	4812      	ldr	r0, [pc, #72]	@ (80017e8 <MX_GPIO_Init+0x18c>)
 80017a0:	f001 fc76 	bl	8003090 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC0 PC1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017a4:	2303      	movs	r3, #3
 80017a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	480b      	ldr	r0, [pc, #44]	@ (80017e8 <MX_GPIO_Init+0x18c>)
 80017bc:	f001 fc68 	bl	8003090 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017c0:	2301      	movs	r3, #1
 80017c2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c4:	2301      	movs	r3, #1
 80017c6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017cc:	2300      	movs	r3, #0
 80017ce:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	4619      	mov	r1, r3
 80017d6:	4806      	ldr	r0, [pc, #24]	@ (80017f0 <MX_GPIO_Init+0x194>)
 80017d8:	f001 fc5a 	bl	8003090 <HAL_GPIO_Init>


}
 80017dc:	bf00      	nop
 80017de:	3728      	adds	r7, #40	@ 0x28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020800 	.word	0x40020800
 80017ec:	40020000 	.word	0x40020000
 80017f0:	40020400 	.word	0x40020400

080017f4 <lcd_scheduler_init>:
// prosta animacja prostokta
static uint32_t t_gui=0;
static int x=0, y=40, dx=3;
static const uint16_t W = 240, H = 320;

void lcd_scheduler_init(void){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af02      	add	r7, sp, #8
	// Start ekranu i ustawienie orientacji
    ILI9341_Fill_Screen(BLACK);
 80017fa:	2000      	movs	r0, #0
 80017fc:	f7ff fa24 	bl	8000c48 <ILI9341_Fill_Screen>
    ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 8001800:	2002      	movs	r0, #2
 8001802:	f7ff f817 	bl	8000834 <ILI9341_Set_Rotation>

    ILI9341_Draw_Text("WS2812B + ILI9341", 8, 8, YELLOW, 2, BLACK);
 8001806:	2300      	movs	r3, #0
 8001808:	9301      	str	r3, [sp, #4]
 800180a:	2302      	movs	r3, #2
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001812:	2208      	movs	r2, #8
 8001814:	2108      	movs	r1, #8
 8001816:	4808      	ldr	r0, [pc, #32]	@ (8001838 <lcd_scheduler_init+0x44>)
 8001818:	f7fe ff0c 	bl	8000634 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("DMA + bez blokad",  8, 28, CYAN,   1, BLACK);
 800181c:	2300      	movs	r3, #0
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	2301      	movs	r3, #1
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001828:	221c      	movs	r2, #28
 800182a:	2108      	movs	r1, #8
 800182c:	4803      	ldr	r0, [pc, #12]	@ (800183c <lcd_scheduler_init+0x48>)
 800182e:	f7fe ff01 	bl	8000634 <ILI9341_Draw_Text>
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	0800596c 	.word	0x0800596c
 800183c:	08005980 	.word	0x08005980

08001840 <led_scheduler_init>:

static uint32_t t_led=0;
static uint16_t pos=0;
static int br=12, dir=+2;

void led_scheduler_init(void){
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
    ws2812_init();
 8001844:	f000 fdf4 	bl	8002430 <ws2812_init>
    ws2812_set_all(0,0,0);
 8001848:	2200      	movs	r2, #0
 800184a:	2100      	movs	r1, #0
 800184c:	2000      	movs	r0, #0
 800184e:	f000 fe2b 	bl	80024a8 <ws2812_set_all>
    ws2812_set_brightness(br);
 8001852:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <led_scheduler_init+0x24>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	4618      	mov	r0, r3
 800185a:	f000 fe5b 	bl	8002514 <ws2812_set_brightness>
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000008 	.word	0x20000008

08001868 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800186e:	f000 fed5 	bl	800261c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001872:	f000 f8cb 	bl	8001a0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */\
  HAL_Init();
 8001876:	f000 fed1 	bl	800261c <HAL_Init>
  SystemClock_Config();
 800187a:	f000 f8c7 	bl	8001a0c <SystemClock_Config>
  MX_GPIO_Init();
 800187e:	f7ff feed 	bl	800165c <MX_GPIO_Init>
  MX_DMA_Init();
 8001882:	f7ff fec3 	bl	800160c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001886:	f000 fc5b 	bl	8002140 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800188a:	f000 fb39 	bl	8001f00 <MX_TIM1_Init>
  MX_SPI2_Init();
 800188e:	f000 f965 	bl	8001b5c <MX_SPI2_Init>
  MX_SPI1_Init();
 8001892:	f000 f92d 	bl	8001af0 <MX_SPI1_Init>
  ILI9341_Init();
 8001896:	f7ff f82b 	bl	80008f0 <ILI9341_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */
  led_scheduler_init();
 800189a:	f7ff ffd1 	bl	8001840 <led_scheduler_init>
  lcd_scheduler_init();
 800189e:	f7ff ffa9 	bl	80017f4 <lcd_scheduler_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ledchess_set_origin_top(false);
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff fb22 	bl	8000eec <ledchess_set_origin_top>

  // wyczy plansz na ciemno
  ws2812_set_all(0,0,0);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2100      	movs	r1, #0
 80018ac:	2000      	movs	r0, #0
 80018ae:	f000 fdfb 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(2000);
 80018b2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018b6:	f7ff fe8f 	bl	80015d8 <leds_show_and_pause>

  // 1) Ruch pionkiem biaym: e2 -> e4
  ledchess_draw_move(PIECE_PAWN, "e2", "e4", 0,255,0, LEDCHESS_WHITE);
 80018ba:	2301      	movs	r3, #1
 80018bc:	9302      	str	r3, [sp, #8]
 80018be:	2300      	movs	r3, #0
 80018c0:	9301      	str	r3, [sp, #4]
 80018c2:	23ff      	movs	r3, #255	@ 0xff
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2300      	movs	r3, #0
 80018c8:	4a45      	ldr	r2, [pc, #276]	@ (80019e0 <main+0x178>)
 80018ca:	4946      	ldr	r1, [pc, #280]	@ (80019e4 <main+0x17c>)
 80018cc:	2000      	movs	r0, #0
 80018ce:	f7ff fe47 	bl	8001560 <ledchess_draw_move>
  leds_show_and_pause(2000);
 80018d2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018d6:	f7ff fe7f 	bl	80015d8 <leds_show_and_pause>
  ws2812_set_all(0,0,0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	2000      	movs	r0, #0
 80018e0:	f000 fde2 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(50);
 80018e4:	2032      	movs	r0, #50	@ 0x32
 80018e6:	f7ff fe77 	bl	80015d8 <leds_show_and_pause>

  // 2) Skoczek: g1 -> f3
  ledchess_draw_move(PIECE_KNIGHT, "g1", "f3", 255,128,0, LEDCHESS_WHITE);
 80018ea:	2301      	movs	r3, #1
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	2300      	movs	r3, #0
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	2380      	movs	r3, #128	@ 0x80
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	23ff      	movs	r3, #255	@ 0xff
 80018f8:	4a3b      	ldr	r2, [pc, #236]	@ (80019e8 <main+0x180>)
 80018fa:	493c      	ldr	r1, [pc, #240]	@ (80019ec <main+0x184>)
 80018fc:	2001      	movs	r0, #1
 80018fe:	f7ff fe2f 	bl	8001560 <ledchess_draw_move>
  leds_show_and_pause(2000);
 8001902:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001906:	f7ff fe67 	bl	80015d8 <leds_show_and_pause>
  ws2812_set_all(0,0,0);
 800190a:	2200      	movs	r2, #0
 800190c:	2100      	movs	r1, #0
 800190e:	2000      	movs	r0, #0
 8001910:	f000 fdca 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(50);
 8001914:	2032      	movs	r0, #50	@ 0x32
 8001916:	f7ff fe5f 	bl	80015d8 <leds_show_and_pause>

  // 3) Goniec: c1 -> h6
  ledchess_draw_move(PIECE_BISHOP, "c1", "h6", 0,128,255, LEDCHESS_WHITE);
 800191a:	2301      	movs	r3, #1
 800191c:	9302      	str	r3, [sp, #8]
 800191e:	23ff      	movs	r3, #255	@ 0xff
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	2380      	movs	r3, #128	@ 0x80
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2300      	movs	r3, #0
 8001928:	4a31      	ldr	r2, [pc, #196]	@ (80019f0 <main+0x188>)
 800192a:	4932      	ldr	r1, [pc, #200]	@ (80019f4 <main+0x18c>)
 800192c:	2002      	movs	r0, #2
 800192e:	f7ff fe17 	bl	8001560 <ledchess_draw_move>
  leds_show_and_pause(2000);
 8001932:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001936:	f7ff fe4f 	bl	80015d8 <leds_show_and_pause>
  ws2812_set_all(0,0,0);
 800193a:	2200      	movs	r2, #0
 800193c:	2100      	movs	r1, #0
 800193e:	2000      	movs	r0, #0
 8001940:	f000 fdb2 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(50);
 8001944:	2032      	movs	r0, #50	@ 0x32
 8001946:	f7ff fe47 	bl	80015d8 <leds_show_and_pause>

  // 4) Wiea: a1 -> a8
  ledchess_draw_move(PIECE_ROOK, "a1", "a8", 255,0,0, LEDCHESS_WHITE);
 800194a:	2301      	movs	r3, #1
 800194c:	9302      	str	r3, [sp, #8]
 800194e:	2300      	movs	r3, #0
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	2300      	movs	r3, #0
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	23ff      	movs	r3, #255	@ 0xff
 8001958:	4a27      	ldr	r2, [pc, #156]	@ (80019f8 <main+0x190>)
 800195a:	4928      	ldr	r1, [pc, #160]	@ (80019fc <main+0x194>)
 800195c:	2003      	movs	r0, #3
 800195e:	f7ff fdff 	bl	8001560 <ledchess_draw_move>
  leds_show_and_pause(2000);
 8001962:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001966:	f7ff fe37 	bl	80015d8 <leds_show_and_pause>
  ws2812_set_all(0,0,0);
 800196a:	2200      	movs	r2, #0
 800196c:	2100      	movs	r1, #0
 800196e:	2000      	movs	r0, #0
 8001970:	f000 fd9a 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(50);
 8001974:	2032      	movs	r0, #50	@ 0x32
 8001976:	f7ff fe2f 	bl	80015d8 <leds_show_and_pause>

  // 5) Hetman: d1 -> h5 (po skosie)
  ledchess_draw_move(PIECE_QUEEN, "d1", "h5", 255,0,255, LEDCHESS_WHITE);
 800197a:	2301      	movs	r3, #1
 800197c:	9302      	str	r3, [sp, #8]
 800197e:	23ff      	movs	r3, #255	@ 0xff
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	2300      	movs	r3, #0
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	23ff      	movs	r3, #255	@ 0xff
 8001988:	4a1d      	ldr	r2, [pc, #116]	@ (8001a00 <main+0x198>)
 800198a:	491e      	ldr	r1, [pc, #120]	@ (8001a04 <main+0x19c>)
 800198c:	2004      	movs	r0, #4
 800198e:	f7ff fde7 	bl	8001560 <ledchess_draw_move>
  leds_show_and_pause(2000);
 8001992:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001996:	f7ff fe1f 	bl	80015d8 <leds_show_and_pause>
  ws2812_set_all(0,0,0);
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 fd82 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(50);
 80019a4:	2032      	movs	r0, #50	@ 0x32
 80019a6:	f7ff fe17 	bl	80015d8 <leds_show_and_pause>

  // 6) Krl: e1 -> e2 (tylko pole docelowe)
  ledchess_draw_move(PIECE_KING, "e1", "e2", 255,255,0, LEDCHESS_WHITE);
 80019aa:	2301      	movs	r3, #1
 80019ac:	9302      	str	r3, [sp, #8]
 80019ae:	2300      	movs	r3, #0
 80019b0:	9301      	str	r3, [sp, #4]
 80019b2:	23ff      	movs	r3, #255	@ 0xff
 80019b4:	9300      	str	r3, [sp, #0]
 80019b6:	23ff      	movs	r3, #255	@ 0xff
 80019b8:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <main+0x17c>)
 80019ba:	4913      	ldr	r1, [pc, #76]	@ (8001a08 <main+0x1a0>)
 80019bc:	2005      	movs	r0, #5
 80019be:	f7ff fdcf 	bl	8001560 <ledchess_draw_move>
  leds_show_and_pause(2000);
 80019c2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019c6:	f7ff fe07 	bl	80015d8 <leds_show_and_pause>
  ws2812_set_all(0,0,0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2100      	movs	r1, #0
 80019ce:	2000      	movs	r0, #0
 80019d0:	f000 fd6a 	bl	80024a8 <ws2812_set_all>
  leds_show_and_pause(50);
 80019d4:	2032      	movs	r0, #50	@ 0x32
 80019d6:	f7ff fdff 	bl	80015d8 <leds_show_and_pause>

  while (1)
 80019da:	bf00      	nop
 80019dc:	e7fd      	b.n	80019da <main+0x172>
 80019de:	bf00      	nop
 80019e0:	08005994 	.word	0x08005994
 80019e4:	08005998 	.word	0x08005998
 80019e8:	0800599c 	.word	0x0800599c
 80019ec:	080059a0 	.word	0x080059a0
 80019f0:	080059a4 	.word	0x080059a4
 80019f4:	080059a8 	.word	0x080059a8
 80019f8:	080059ac 	.word	0x080059ac
 80019fc:	080059b0 	.word	0x080059b0
 8001a00:	080059b4 	.word	0x080059b4
 8001a04:	080059b8 	.word	0x080059b8
 8001a08:	080059bc 	.word	0x080059bc

08001a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b094      	sub	sp, #80	@ 0x50
 8001a10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a12:	f107 0320 	add.w	r3, r7, #32
 8001a16:	2230      	movs	r2, #48	@ 0x30
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f003 ff6e 	bl	80058fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a20:	f107 030c 	add.w	r3, r7, #12
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a30:	2300      	movs	r3, #0
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	4b29      	ldr	r3, [pc, #164]	@ (8001adc <SystemClock_Config+0xd0>)
 8001a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a38:	4a28      	ldr	r2, [pc, #160]	@ (8001adc <SystemClock_Config+0xd0>)
 8001a3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a40:	4b26      	ldr	r3, [pc, #152]	@ (8001adc <SystemClock_Config+0xd0>)
 8001a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	4b23      	ldr	r3, [pc, #140]	@ (8001ae0 <SystemClock_Config+0xd4>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a58:	4a21      	ldr	r2, [pc, #132]	@ (8001ae0 <SystemClock_Config+0xd4>)
 8001a5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae0 <SystemClock_Config+0xd4>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a70:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a76:	2302      	movs	r3, #2
 8001a78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a7a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a80:	2304      	movs	r3, #4
 8001a82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a84:	2348      	movs	r3, #72	@ 0x48
 8001a86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a8c:	2307      	movs	r3, #7
 8001a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a90:	f107 0320 	add.w	r3, r7, #32
 8001a94:	4618      	mov	r0, r3
 8001a96:	f001 fc99 	bl	80033cc <HAL_RCC_OscConfig>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001aa0:	f000 f820 	bl	8001ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aa4:	230f      	movs	r3, #15
 8001aa6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ab0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ab4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ab6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001abc:	f107 030c 	add.w	r3, r7, #12
 8001ac0:	2102      	movs	r1, #2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f001 fefa 	bl	80038bc <HAL_RCC_ClockConfig>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001ace:	f000 f809 	bl	8001ae4 <Error_Handler>
  }
}
 8001ad2:	bf00      	nop
 8001ad4:	3750      	adds	r7, #80	@ 0x50
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40007000 	.word	0x40007000

08001ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae8:	b672      	cpsid	i
}
 8001aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <Error_Handler+0x8>

08001af0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001af4:	4b17      	ldr	r3, [pc, #92]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001af6:	4a18      	ldr	r2, [pc, #96]	@ (8001b58 <MX_SPI1_Init+0x68>)
 8001af8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001afa:	4b16      	ldr	r3, [pc, #88]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001afc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b02:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b0e:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b22:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b24:	2210      	movs	r2, #16
 8001b26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b28:	4b0a      	ldr	r3, [pc, #40]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b2e:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b34:	4b07      	ldr	r3, [pc, #28]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b3c:	220a      	movs	r2, #10
 8001b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b40:	4804      	ldr	r0, [pc, #16]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b42:	f002 f8db 	bl	8003cfc <HAL_SPI_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b4c:	f7ff ffca 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000038 	.word	0x20000038
 8001b58:	40013000 	.word	0x40013000

08001b5c <MX_SPI2_Init>:

void MX_SPI2_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001b60:	4b17      	ldr	r3, [pc, #92]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b62:	4a18      	ldr	r2, [pc, #96]	@ (8001bc4 <MX_SPI2_Init+0x68>)
 8001b64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b66:	4b16      	ldr	r3, [pc, #88]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b6e:	4b14      	ldr	r3, [pc, #80]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b74:	4b12      	ldr	r3, [pc, #72]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b7a:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b80:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b8c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b90:	2208      	movs	r2, #8
 8001b92:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b94:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b9a:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ba0:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001ba8:	220a      	movs	r2, #10
 8001baa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bac:	4804      	ldr	r0, [pc, #16]	@ (8001bc0 <MX_SPI2_Init+0x64>)
 8001bae:	f002 f8a5 	bl	8003cfc <HAL_SPI_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001bb8:	f7ff ff94 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	200000f0 	.word	0x200000f0
 8001bc4:	40003800 	.word	0x40003800

08001bc8 <HAL_SPI_MspInit>:


void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	@ 0x30
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a6e      	ldr	r2, [pc, #440]	@ (8001da0 <HAL_SPI_MspInit+0x1d8>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d159      	bne.n	8001c9e <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	61bb      	str	r3, [r7, #24]
 8001bee:	4b6d      	ldr	r3, [pc, #436]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf2:	4a6c      	ldr	r2, [pc, #432]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001bf4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfa:	4b6a      	ldr	r3, [pc, #424]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c02:	61bb      	str	r3, [r7, #24]
 8001c04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	4a65      	ldr	r2, [pc, #404]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c16:	4b63      	ldr	r3, [pc, #396]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c22:	23e0      	movs	r3, #224	@ 0xe0
 8001c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c26:	2302      	movs	r3, #2
 8001c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c32:	2305      	movs	r3, #5
 8001c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	485a      	ldr	r0, [pc, #360]	@ (8001da8 <HAL_SPI_MspInit+0x1e0>)
 8001c3e:	f001 fa27 	bl	8003090 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001c42:	4b5a      	ldr	r3, [pc, #360]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c44:	4a5a      	ldr	r2, [pc, #360]	@ (8001db0 <HAL_SPI_MspInit+0x1e8>)
 8001c46:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001c48:	4b58      	ldr	r3, [pc, #352]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c4a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001c4e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c50:	4b56      	ldr	r3, [pc, #344]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c52:	2240      	movs	r2, #64	@ 0x40
 8001c54:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c56:	4b55      	ldr	r3, [pc, #340]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c5c:	4b53      	ldr	r3, [pc, #332]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c62:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c64:	4b51      	ldr	r3, [pc, #324]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c6a:	4b50      	ldr	r3, [pc, #320]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c70:	4b4e      	ldr	r3, [pc, #312]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c76:	4b4d      	ldr	r3, [pc, #308]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c7c:	4b4b      	ldr	r3, [pc, #300]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001c82:	484a      	ldr	r0, [pc, #296]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c84:	f000 fe72 	bl	800296c <HAL_DMA_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001c8e:	f7ff ff29 	bl	8001ae4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a45      	ldr	r2, [pc, #276]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c96:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c98:	4a44      	ldr	r2, [pc, #272]	@ (8001dac <HAL_SPI_MspInit+0x1e4>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

  if(spiHandle->Instance==SPI2)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a44      	ldr	r2, [pc, #272]	@ (8001db4 <HAL_SPI_MspInit+0x1ec>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d177      	bne.n	8001d98 <HAL_SPI_MspInit+0x1d0>
   {
   /* USER CODE BEGIN SPI2_MspInit 0 */

   /* USER CODE END SPI2_MspInit 0 */
     /* SPI2 clock enable */
     __HAL_RCC_SPI2_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	4b3d      	ldr	r3, [pc, #244]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	4a3c      	ldr	r2, [pc, #240]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	4b36      	ldr	r3, [pc, #216]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ccc:	4a35      	ldr	r2, [pc, #212]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd4:	4b33      	ldr	r3, [pc, #204]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	4b2f      	ldr	r3, [pc, #188]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce8:	4a2e      	ldr	r2, [pc, #184]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cea:	f043 0302 	orr.w	r3, r3, #2
 8001cee:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8001da4 <HAL_SPI_MspInit+0x1dc>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
     /**SPI2 GPIO Configuration
     PC2     ------> SPI2_MISO
     PC3     ------> SPI2_MOSI
     PB10     ------> SPI2_SCK
     */
     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cfc:	230c      	movs	r3, #12
 8001cfe:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d0c:	2305      	movs	r3, #5
 8001d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	4619      	mov	r1, r3
 8001d16:	4828      	ldr	r0, [pc, #160]	@ (8001db8 <HAL_SPI_MspInit+0x1f0>)
 8001d18:	f001 f9ba 	bl	8003090 <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d20:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d2e:	2305      	movs	r3, #5
 8001d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	4820      	ldr	r0, [pc, #128]	@ (8001dbc <HAL_SPI_MspInit+0x1f4>)
 8001d3a:	f001 f9a9 	bl	8003090 <HAL_GPIO_Init>

     /* SPI2 DMA Init */
     /* SPI2_TX Init */
     hdma_spi2_tx.Instance = DMA1_Stream4;
 8001d3e:	4b20      	ldr	r3, [pc, #128]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d40:	4a20      	ldr	r2, [pc, #128]	@ (8001dc4 <HAL_SPI_MspInit+0x1fc>)
 8001d42:	601a      	str	r2, [r3, #0]
     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001d44:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	605a      	str	r2, [r3, #4]
     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d4c:	2240      	movs	r2, #64	@ 0x40
 8001d4e:	609a      	str	r2, [r3, #8]
     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d50:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	60da      	str	r2, [r3, #12]
     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d5c:	611a      	str	r2, [r3, #16]
     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d5e:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	615a      	str	r2, [r3, #20]
     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d64:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	619a      	str	r2, [r3, #24]
     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001d6a:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	61da      	str	r2, [r3, #28]
     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d70:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	621a      	str	r2, [r3, #32]
     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d76:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	625a      	str	r2, [r3, #36]	@ 0x24
     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001d7c:	4810      	ldr	r0, [pc, #64]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d7e:	f000 fdf5 	bl	800296c <HAL_DMA_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_SPI_MspInit+0x1c4>
     {
       Error_Handler();
 8001d88:	f7ff feac 	bl	8001ae4 <Error_Handler>
     }

     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d90:	649a      	str	r2, [r3, #72]	@ 0x48
 8001d92:	4a0b      	ldr	r2, [pc, #44]	@ (8001dc0 <HAL_SPI_MspInit+0x1f8>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6393      	str	r3, [r2, #56]	@ 0x38
   /* USER CODE BEGIN SPI2_MspInit 1 */

   /* USER CODE END SPI2_MspInit 1 */
   }

}
 8001d98:	bf00      	nop
 8001d9a:	3730      	adds	r7, #48	@ 0x30
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40013000 	.word	0x40013000
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020000 	.word	0x40020000
 8001dac:	20000090 	.word	0x20000090
 8001db0:	40026458 	.word	0x40026458
 8001db4:	40003800 	.word	0x40003800
 8001db8:	40020800 	.word	0x40020800
 8001dbc:	40020400 	.word	0x40020400
 8001dc0:	20000148 	.word	0x20000148
 8001dc4:	40026070 	.word	0x40026070

08001dc8 <HAL_MspInit>:
//void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <HAL_MspInit+0x4c>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001e14 <HAL_MspInit+0x4c>)
 8001dd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dde:	4b0d      	ldr	r3, [pc, #52]	@ (8001e14 <HAL_MspInit+0x4c>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <HAL_MspInit+0x4c>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	4a08      	ldr	r2, [pc, #32]	@ (8001e14 <HAL_MspInit+0x4c>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <HAL_MspInit+0x4c>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800

08001e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <NMI_Handler+0x4>

08001e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e24:	bf00      	nop
 8001e26:	e7fd      	b.n	8001e24 <HardFault_Handler+0x4>

08001e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <MemManage_Handler+0x4>

08001e30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <BusFault_Handler+0x4>

08001e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <UsageFault_Handler+0x4>

08001e40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e6e:	f000 fc27 	bl	80026c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001e7c:	4802      	ldr	r0, [pc, #8]	@ (8001e88 <DMA1_Stream4_IRQHandler+0x10>)
 8001e7e:	f000 fe9d 	bl	8002bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000148 	.word	0x20000148

08001e8c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e90:	4802      	ldr	r0, [pc, #8]	@ (8001e9c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001e92:	f002 fca3 	bl	80047dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	200001a8 	.word	0x200001a8

08001ea0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ea4:	4802      	ldr	r0, [pc, #8]	@ (8001eb0 <TIM1_CC_IRQHandler+0x10>)
 8001ea6:	f002 fc99 	bl	80047dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	200001a8 	.word	0x200001a8

08001eb4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <DMA2_Stream1_IRQHandler+0x10>)
 8001eba:	f000 fe7f 	bl	8002bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	200001f0 	.word	0x200001f0

08001ec8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <DMA2_Stream3_IRQHandler+0x10>)
 8001ece:	f000 fe75 	bl	8002bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000090 	.word	0x20000090

08001edc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee0:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <SystemInit+0x20>)
 8001ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ee6:	4a05      	ldr	r2, [pc, #20]	@ (8001efc <SystemInit+0x20>)
 8001ee8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001eec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
DMA_HandleTypeDef hdma_tim1_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b092      	sub	sp, #72	@ 0x48
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
 8001f20:	615a      	str	r2, [r3, #20]
 8001f22:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f24:	1d3b      	adds	r3, r7, #4
 8001f26:	2220      	movs	r2, #32
 8001f28:	2100      	movs	r1, #0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f003 fce6 	bl	80058fc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f30:	4b32      	ldr	r3, [pc, #200]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f32:	4a33      	ldr	r2, [pc, #204]	@ (8002000 <MX_TIM1_Init+0x100>)
 8001f34:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001f36:	4b31      	ldr	r3, [pc, #196]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 8001f42:	4b2e      	ldr	r3, [pc, #184]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f44:	2259      	movs	r2, #89	@ 0x59
 8001f46:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f48:	4b2c      	ldr	r3, [pc, #176]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f54:	4b29      	ldr	r3, [pc, #164]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f5a:	4828      	ldr	r0, [pc, #160]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f5c:	f002 f978 	bl	8004250 <HAL_TIM_PWM_Init>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001f66:	f7ff fdbd 	bl	8001ae4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f72:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f76:	4619      	mov	r1, r3
 8001f78:	4820      	ldr	r0, [pc, #128]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001f7a:	f003 f927 	bl	80051cc <HAL_TIMEx_MasterConfigSynchronization>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001f84:	f7ff fdae 	bl	8001ae4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f88:	2360      	movs	r3, #96	@ 0x60
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f90:	2300      	movs	r3, #0
 8001f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f94:	2300      	movs	r3, #0
 8001f96:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fa8:	2200      	movs	r2, #0
 8001faa:	4619      	mov	r1, r3
 8001fac:	4813      	ldr	r0, [pc, #76]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001fae:	f002 fd05 	bl	80049bc <HAL_TIM_PWM_ConfigChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001fb8:	f7ff fd94 	bl	8001ae4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fd0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fd4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fda:	1d3b      	adds	r3, r7, #4
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4807      	ldr	r0, [pc, #28]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001fe0:	f003 f962 	bl	80052a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001fea:	f7ff fd7b 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fee:	4803      	ldr	r0, [pc, #12]	@ (8001ffc <MX_TIM1_Init+0xfc>)
 8001ff0:	f000 f86c 	bl	80020cc <HAL_TIM_MspPostInit>

}
 8001ff4:	bf00      	nop
 8001ff6:	3748      	adds	r7, #72	@ 0x48
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	200001a8 	.word	0x200001a8
 8002000:	40010000 	.word	0x40010000

08002004 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a2a      	ldr	r2, [pc, #168]	@ (80020bc <HAL_TIM_PWM_MspInit+0xb8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d14d      	bne.n	80020b2 <HAL_TIM_PWM_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	4b29      	ldr	r3, [pc, #164]	@ (80020c0 <HAL_TIM_PWM_MspInit+0xbc>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201e:	4a28      	ldr	r2, [pc, #160]	@ (80020c0 <HAL_TIM_PWM_MspInit+0xbc>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6453      	str	r3, [r2, #68]	@ 0x44
 8002026:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <HAL_TIM_PWM_MspInit+0xbc>)
 8002028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8002032:	4b24      	ldr	r3, [pc, #144]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002034:	4a24      	ldr	r2, [pc, #144]	@ (80020c8 <HAL_TIM_PWM_MspInit+0xc4>)
 8002036:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002038:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 800203a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800203e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002040:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002042:	2240      	movs	r2, #64	@ 0x40
 8002044:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002046:	4b1f      	ldr	r3, [pc, #124]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002048:	2200      	movs	r2, #0
 800204a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800204c:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 800204e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002052:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002054:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002056:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800205a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800205c:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 800205e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002062:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8002064:	4b17      	ldr	r3, [pc, #92]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002066:	2200      	movs	r2, #0
 8002068:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800206a:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 800206c:	2200      	movs	r2, #0
 800206e:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002072:	2200      	movs	r2, #0
 8002074:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002076:	4813      	ldr	r0, [pc, #76]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 8002078:	f000 fc78 	bl	800296c <HAL_DMA_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8002082:	f7ff fd2f 	bl	8001ae4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a0e      	ldr	r2, [pc, #56]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 800208a:	625a      	str	r2, [r3, #36]	@ 0x24
 800208c:	4a0d      	ldr	r2, [pc, #52]	@ (80020c4 <HAL_TIM_PWM_MspInit+0xc0>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	201a      	movs	r0, #26
 8002098:	f000 fc31 	bl	80028fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800209c:	201a      	movs	r0, #26
 800209e:	f000 fc4a 	bl	8002936 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2100      	movs	r1, #0
 80020a6:	201b      	movs	r0, #27
 80020a8:	f000 fc29 	bl	80028fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80020ac:	201b      	movs	r0, #27
 80020ae:	f000 fc42 	bl	8002936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80020b2:	bf00      	nop
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40010000 	.word	0x40010000
 80020c0:	40023800 	.word	0x40023800
 80020c4:	200001f0 	.word	0x200001f0
 80020c8:	40026428 	.word	0x40026428

080020cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b088      	sub	sp, #32
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 030c 	add.w	r3, r7, #12
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a12      	ldr	r2, [pc, #72]	@ (8002134 <HAL_TIM_MspPostInit+0x68>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d11e      	bne.n	800212c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <HAL_TIM_MspPostInit+0x6c>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	4a10      	ldr	r2, [pc, #64]	@ (8002138 <HAL_TIM_MspPostInit+0x6c>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <HAL_TIM_MspPostInit+0x6c>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800210a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800210e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002118:	2300      	movs	r3, #0
 800211a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800211c:	2301      	movs	r3, #1
 800211e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002120:	f107 030c 	add.w	r3, r7, #12
 8002124:	4619      	mov	r1, r3
 8002126:	4805      	ldr	r0, [pc, #20]	@ (800213c <HAL_TIM_MspPostInit+0x70>)
 8002128:	f000 ffb2 	bl	8003090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800212c:	bf00      	nop
 800212e:	3720      	adds	r7, #32
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40010000 	.word	0x40010000
 8002138:	40023800 	.word	0x40023800
 800213c:	40020000 	.word	0x40020000

08002140 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002144:	4b11      	ldr	r3, [pc, #68]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 8002146:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <MX_USART2_UART_Init+0x50>)
 8002148:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 800214c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002150:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002152:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002158:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 800215a:	2200      	movs	r2, #0
 800215c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800215e:	4b0b      	ldr	r3, [pc, #44]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002164:	4b09      	ldr	r3, [pc, #36]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 8002166:	220c      	movs	r2, #12
 8002168:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800216a:	4b08      	ldr	r3, [pc, #32]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 8002172:	2200      	movs	r2, #0
 8002174:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002176:	4805      	ldr	r0, [pc, #20]	@ (800218c <MX_USART2_UART_Init+0x4c>)
 8002178:	f003 f8fc 	bl	8005374 <HAL_UART_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002182:	f7ff fcaf 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000250 	.word	0x20000250
 8002190:	40004400 	.word	0x40004400

08002194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	@ 0x28
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a19      	ldr	r2, [pc, #100]	@ (8002218 <HAL_UART_MspInit+0x84>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d12b      	bne.n	800220e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	4b18      	ldr	r3, [pc, #96]	@ (800221c <HAL_UART_MspInit+0x88>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	4a17      	ldr	r2, [pc, #92]	@ (800221c <HAL_UART_MspInit+0x88>)
 80021c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c6:	4b15      	ldr	r3, [pc, #84]	@ (800221c <HAL_UART_MspInit+0x88>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	4b11      	ldr	r3, [pc, #68]	@ (800221c <HAL_UART_MspInit+0x88>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	4a10      	ldr	r2, [pc, #64]	@ (800221c <HAL_UART_MspInit+0x88>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <HAL_UART_MspInit+0x88>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021ee:	230c      	movs	r3, #12
 80021f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f2:	2302      	movs	r3, #2
 80021f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fa:	2300      	movs	r3, #0
 80021fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021fe:	2307      	movs	r3, #7
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002202:	f107 0314 	add.w	r3, r7, #20
 8002206:	4619      	mov	r1, r3
 8002208:	4805      	ldr	r0, [pc, #20]	@ (8002220 <HAL_UART_MspInit+0x8c>)
 800220a:	f000 ff41 	bl	8003090 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800220e:	bf00      	nop
 8002210:	3728      	adds	r7, #40	@ 0x28
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40004400 	.word	0x40004400
 800221c:	40023800 	.word	0x40023800
 8002220:	40020000 	.word	0x40020000

08002224 <encode_to_pwm>:
static uint8_t  s_rgb_scaled[WS2812_MAX_LED][3];
static uint16_t s_pwm[(WS2812_MAX_LED*24)+RESET_SLOTS];
static volatile bool s_busy = false;
static uint8_t s_brightness = 100;

static inline void encode_to_pwm(void) {
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
    // jasno
    if (s_brightness >= 100) {
 800222a:	4b7c      	ldr	r3, [pc, #496]	@ (800241c <encode_to_pwm+0x1f8>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b63      	cmp	r3, #99	@ 0x63
 8002230:	d93a      	bls.n	80022a8 <encode_to_pwm+0x84>
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 8002232:	2300      	movs	r3, #0
 8002234:	82fb      	strh	r3, [r7, #22]
 8002236:	e033      	b.n	80022a0 <encode_to_pwm+0x7c>
            s_rgb_scaled[i][0]=s_rgb[i][0]; s_rgb_scaled[i][1]=s_rgb[i][1]; s_rgb_scaled[i][2]=s_rgb[i][2];
 8002238:	8af9      	ldrh	r1, [r7, #22]
 800223a:	8afa      	ldrh	r2, [r7, #22]
 800223c:	4878      	ldr	r0, [pc, #480]	@ (8002420 <encode_to_pwm+0x1fc>)
 800223e:	460b      	mov	r3, r1
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	440b      	add	r3, r1
 8002244:	4403      	add	r3, r0
 8002246:	7818      	ldrb	r0, [r3, #0]
 8002248:	4976      	ldr	r1, [pc, #472]	@ (8002424 <encode_to_pwm+0x200>)
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	440b      	add	r3, r1
 8002252:	4602      	mov	r2, r0
 8002254:	701a      	strb	r2, [r3, #0]
 8002256:	8af9      	ldrh	r1, [r7, #22]
 8002258:	8afa      	ldrh	r2, [r7, #22]
 800225a:	4871      	ldr	r0, [pc, #452]	@ (8002420 <encode_to_pwm+0x1fc>)
 800225c:	460b      	mov	r3, r1
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	440b      	add	r3, r1
 8002262:	4403      	add	r3, r0
 8002264:	3301      	adds	r3, #1
 8002266:	7818      	ldrb	r0, [r3, #0]
 8002268:	496e      	ldr	r1, [pc, #440]	@ (8002424 <encode_to_pwm+0x200>)
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	440b      	add	r3, r1
 8002272:	3301      	adds	r3, #1
 8002274:	4602      	mov	r2, r0
 8002276:	701a      	strb	r2, [r3, #0]
 8002278:	8af9      	ldrh	r1, [r7, #22]
 800227a:	8afa      	ldrh	r2, [r7, #22]
 800227c:	4868      	ldr	r0, [pc, #416]	@ (8002420 <encode_to_pwm+0x1fc>)
 800227e:	460b      	mov	r3, r1
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	440b      	add	r3, r1
 8002284:	4403      	add	r3, r0
 8002286:	3302      	adds	r3, #2
 8002288:	7818      	ldrb	r0, [r3, #0]
 800228a:	4966      	ldr	r1, [pc, #408]	@ (8002424 <encode_to_pwm+0x200>)
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	440b      	add	r3, r1
 8002294:	3302      	adds	r3, #2
 8002296:	4602      	mov	r2, r0
 8002298:	701a      	strb	r2, [r3, #0]
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 800229a:	8afb      	ldrh	r3, [r7, #22]
 800229c:	3301      	adds	r3, #1
 800229e:	82fb      	strh	r3, [r7, #22]
 80022a0:	8afb      	ldrh	r3, [r7, #22]
 80022a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80022a4:	d9c8      	bls.n	8002238 <encode_to_pwm+0x14>
 80022a6:	e05d      	b.n	8002364 <encode_to_pwm+0x140>
        }
    } else {
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 80022a8:	2300      	movs	r3, #0
 80022aa:	82bb      	strh	r3, [r7, #20]
 80022ac:	e057      	b.n	800235e <encode_to_pwm+0x13a>
            s_rgb_scaled[i][0]=(uint16_t)s_rgb[i][0]*s_brightness/100;
 80022ae:	8aba      	ldrh	r2, [r7, #20]
 80022b0:	495b      	ldr	r1, [pc, #364]	@ (8002420 <encode_to_pwm+0x1fc>)
 80022b2:	4613      	mov	r3, r2
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	4413      	add	r3, r2
 80022b8:	440b      	add	r3, r1
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	4b57      	ldr	r3, [pc, #348]	@ (800241c <encode_to_pwm+0x1f8>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	fb02 f303 	mul.w	r3, r2, r3
 80022c6:	4a58      	ldr	r2, [pc, #352]	@ (8002428 <encode_to_pwm+0x204>)
 80022c8:	fb82 1203 	smull	r1, r2, r2, r3
 80022cc:	1152      	asrs	r2, r2, #5
 80022ce:	17db      	asrs	r3, r3, #31
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	8aba      	ldrh	r2, [r7, #20]
 80022d4:	b2d8      	uxtb	r0, r3
 80022d6:	4953      	ldr	r1, [pc, #332]	@ (8002424 <encode_to_pwm+0x200>)
 80022d8:	4613      	mov	r3, r2
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	4413      	add	r3, r2
 80022de:	440b      	add	r3, r1
 80022e0:	4602      	mov	r2, r0
 80022e2:	701a      	strb	r2, [r3, #0]
            s_rgb_scaled[i][1]=(uint16_t)s_rgb[i][1]*s_brightness/100;
 80022e4:	8aba      	ldrh	r2, [r7, #20]
 80022e6:	494e      	ldr	r1, [pc, #312]	@ (8002420 <encode_to_pwm+0x1fc>)
 80022e8:	4613      	mov	r3, r2
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	4413      	add	r3, r2
 80022ee:	440b      	add	r3, r1
 80022f0:	3301      	adds	r3, #1
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b49      	ldr	r3, [pc, #292]	@ (800241c <encode_to_pwm+0x1f8>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	fb02 f303 	mul.w	r3, r2, r3
 80022fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002428 <encode_to_pwm+0x204>)
 8002300:	fb82 1203 	smull	r1, r2, r2, r3
 8002304:	1152      	asrs	r2, r2, #5
 8002306:	17db      	asrs	r3, r3, #31
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	8aba      	ldrh	r2, [r7, #20]
 800230c:	b2d8      	uxtb	r0, r3
 800230e:	4945      	ldr	r1, [pc, #276]	@ (8002424 <encode_to_pwm+0x200>)
 8002310:	4613      	mov	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	4413      	add	r3, r2
 8002316:	440b      	add	r3, r1
 8002318:	3301      	adds	r3, #1
 800231a:	4602      	mov	r2, r0
 800231c:	701a      	strb	r2, [r3, #0]
            s_rgb_scaled[i][2]=(uint16_t)s_rgb[i][2]*s_brightness/100;
 800231e:	8aba      	ldrh	r2, [r7, #20]
 8002320:	493f      	ldr	r1, [pc, #252]	@ (8002420 <encode_to_pwm+0x1fc>)
 8002322:	4613      	mov	r3, r2
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4413      	add	r3, r2
 8002328:	440b      	add	r3, r1
 800232a:	3302      	adds	r3, #2
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	4b3a      	ldr	r3, [pc, #232]	@ (800241c <encode_to_pwm+0x1f8>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	4a3b      	ldr	r2, [pc, #236]	@ (8002428 <encode_to_pwm+0x204>)
 800233a:	fb82 1203 	smull	r1, r2, r2, r3
 800233e:	1152      	asrs	r2, r2, #5
 8002340:	17db      	asrs	r3, r3, #31
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	8aba      	ldrh	r2, [r7, #20]
 8002346:	b2d8      	uxtb	r0, r3
 8002348:	4936      	ldr	r1, [pc, #216]	@ (8002424 <encode_to_pwm+0x200>)
 800234a:	4613      	mov	r3, r2
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4413      	add	r3, r2
 8002350:	440b      	add	r3, r1
 8002352:	3302      	adds	r3, #2
 8002354:	4602      	mov	r2, r0
 8002356:	701a      	strb	r2, [r3, #0]
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 8002358:	8abb      	ldrh	r3, [r7, #20]
 800235a:	3301      	adds	r3, #1
 800235c:	82bb      	strh	r3, [r7, #20]
 800235e:	8abb      	ldrh	r3, [r7, #20]
 8002360:	2b3f      	cmp	r3, #63	@ 0x3f
 8002362:	d9a4      	bls.n	80022ae <encode_to_pwm+0x8a>
        }
    }
    uint32_t k=0;
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]
    for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 8002368:	2300      	movs	r3, #0
 800236a:	81fb      	strh	r3, [r7, #14]
 800236c:	e03c      	b.n	80023e8 <encode_to_pwm+0x1c4>
        uint32_t grb = ((uint32_t)s_rgb_scaled[i][0]<<16) | ((uint32_t)s_rgb_scaled[i][1]<<8) | s_rgb_scaled[i][2];
 800236e:	89fa      	ldrh	r2, [r7, #14]
 8002370:	492c      	ldr	r1, [pc, #176]	@ (8002424 <encode_to_pwm+0x200>)
 8002372:	4613      	mov	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	4413      	add	r3, r2
 8002378:	440b      	add	r3, r1
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	0419      	lsls	r1, r3, #16
 800237e:	89fa      	ldrh	r2, [r7, #14]
 8002380:	4828      	ldr	r0, [pc, #160]	@ (8002424 <encode_to_pwm+0x200>)
 8002382:	4613      	mov	r3, r2
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	4413      	add	r3, r2
 8002388:	4403      	add	r3, r0
 800238a:	3301      	adds	r3, #1
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	021b      	lsls	r3, r3, #8
 8002390:	4319      	orrs	r1, r3
 8002392:	89fa      	ldrh	r2, [r7, #14]
 8002394:	4823      	ldr	r0, [pc, #140]	@ (8002424 <encode_to_pwm+0x200>)
 8002396:	4613      	mov	r3, r2
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	4413      	add	r3, r2
 800239c:	4403      	add	r3, r0
 800239e:	3302      	adds	r3, #2
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	430b      	orrs	r3, r1
 80023a4:	607b      	str	r3, [r7, #4]
        for (int8_t b=23;b>=0;b--) s_pwm[k++] = (grb&(1u<<b))?T1H_TICKS:T0H_TICKS;
 80023a6:	2317      	movs	r3, #23
 80023a8:	737b      	strb	r3, [r7, #13]
 80023aa:	e016      	b.n	80023da <encode_to_pwm+0x1b6>
 80023ac:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80023b0:	2201      	movs	r2, #1
 80023b2:	409a      	lsls	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <encode_to_pwm+0x19c>
 80023bc:	213c      	movs	r1, #60	@ 0x3c
 80023be:	e000      	b.n	80023c2 <encode_to_pwm+0x19e>
 80023c0:	211e      	movs	r1, #30
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	1c5a      	adds	r2, r3, #1
 80023c6:	613a      	str	r2, [r7, #16]
 80023c8:	4a18      	ldr	r2, [pc, #96]	@ (800242c <encode_to_pwm+0x208>)
 80023ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80023ce:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	737b      	strb	r3, [r7, #13]
 80023da:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	dae4      	bge.n	80023ac <encode_to_pwm+0x188>
    for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 80023e2:	89fb      	ldrh	r3, [r7, #14]
 80023e4:	3301      	adds	r3, #1
 80023e6:	81fb      	strh	r3, [r7, #14]
 80023e8:	89fb      	ldrh	r3, [r7, #14]
 80023ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80023ec:	d9bf      	bls.n	800236e <encode_to_pwm+0x14a>
    }
    for (uint16_t i=0;i<RESET_SLOTS;i++) s_pwm[k++]=0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	817b      	strh	r3, [r7, #10]
 80023f2:	e009      	b.n	8002408 <encode_to_pwm+0x1e4>
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1c5a      	adds	r2, r3, #1
 80023f8:	613a      	str	r2, [r7, #16]
 80023fa:	4a0c      	ldr	r2, [pc, #48]	@ (800242c <encode_to_pwm+0x208>)
 80023fc:	2100      	movs	r1, #0
 80023fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002402:	897b      	ldrh	r3, [r7, #10]
 8002404:	3301      	adds	r3, #1
 8002406:	817b      	strh	r3, [r7, #10]
 8002408:	897b      	ldrh	r3, [r7, #10]
 800240a:	2b31      	cmp	r3, #49	@ 0x31
 800240c:	d9f2      	bls.n	80023f4 <encode_to_pwm+0x1d0>
}
 800240e:	bf00      	nop
 8002410:	bf00      	nop
 8002412:	371c      	adds	r7, #28
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	20000010 	.word	0x20000010
 8002420:	20000298 	.word	0x20000298
 8002424:	20000358 	.word	0x20000358
 8002428:	51eb851f 	.word	0x51eb851f
 800242c:	20000418 	.word	0x20000418

08002430 <ws2812_init>:

void ws2812_init(void) {}
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
	...

08002440 <ws2812_set>:

//ustawienie koloru pojedynczej diody
void ws2812_set(uint16_t idx,uint8_t r,uint8_t g,uint8_t b){
 8002440:	b490      	push	{r4, r7}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	4604      	mov	r4, r0
 8002448:	4608      	mov	r0, r1
 800244a:	4611      	mov	r1, r2
 800244c:	461a      	mov	r2, r3
 800244e:	4623      	mov	r3, r4
 8002450:	80fb      	strh	r3, [r7, #6]
 8002452:	4603      	mov	r3, r0
 8002454:	717b      	strb	r3, [r7, #5]
 8002456:	460b      	mov	r3, r1
 8002458:	713b      	strb	r3, [r7, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	70fb      	strb	r3, [r7, #3]
    if(idx>=WS2812_MAX_LED) return;
 800245e:	88fb      	ldrh	r3, [r7, #6]
 8002460:	2b3f      	cmp	r3, #63	@ 0x3f
 8002462:	d81a      	bhi.n	800249a <ws2812_set+0x5a>
    s_rgb[idx][0]=g; s_rgb[idx][1]=r; s_rgb[idx][2]=b;
 8002464:	88fa      	ldrh	r2, [r7, #6]
 8002466:	490f      	ldr	r1, [pc, #60]	@ (80024a4 <ws2812_set+0x64>)
 8002468:	4613      	mov	r3, r2
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4413      	add	r3, r2
 800246e:	440b      	add	r3, r1
 8002470:	793a      	ldrb	r2, [r7, #4]
 8002472:	701a      	strb	r2, [r3, #0]
 8002474:	88fa      	ldrh	r2, [r7, #6]
 8002476:	490b      	ldr	r1, [pc, #44]	@ (80024a4 <ws2812_set+0x64>)
 8002478:	4613      	mov	r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	4413      	add	r3, r2
 800247e:	440b      	add	r3, r1
 8002480:	3301      	adds	r3, #1
 8002482:	797a      	ldrb	r2, [r7, #5]
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	88fa      	ldrh	r2, [r7, #6]
 8002488:	4906      	ldr	r1, [pc, #24]	@ (80024a4 <ws2812_set+0x64>)
 800248a:	4613      	mov	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	440b      	add	r3, r1
 8002492:	3302      	adds	r3, #2
 8002494:	78fa      	ldrb	r2, [r7, #3]
 8002496:	701a      	strb	r2, [r3, #0]
 8002498:	e000      	b.n	800249c <ws2812_set+0x5c>
    if(idx>=WS2812_MAX_LED) return;
 800249a:	bf00      	nop
}
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc90      	pop	{r4, r7}
 80024a2:	4770      	bx	lr
 80024a4:	20000298 	.word	0x20000298

080024a8 <ws2812_set_all>:

//ustawienie tego samego koloru dla wszystkich diod
void ws2812_set_all(uint8_t r,uint8_t g,uint8_t b){
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
 80024b2:	460b      	mov	r3, r1
 80024b4:	71bb      	strb	r3, [r7, #6]
 80024b6:	4613      	mov	r3, r2
 80024b8:	717b      	strb	r3, [r7, #5]
    for(uint16_t i=0;i<WS2812_MAX_LED;i++){ s_rgb[i][0]=g; s_rgb[i][1]=r; s_rgb[i][2]=b; }
 80024ba:	2300      	movs	r3, #0
 80024bc:	81fb      	strh	r3, [r7, #14]
 80024be:	e01c      	b.n	80024fa <ws2812_set_all+0x52>
 80024c0:	89fa      	ldrh	r2, [r7, #14]
 80024c2:	4913      	ldr	r1, [pc, #76]	@ (8002510 <ws2812_set_all+0x68>)
 80024c4:	4613      	mov	r3, r2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4413      	add	r3, r2
 80024ca:	440b      	add	r3, r1
 80024cc:	79ba      	ldrb	r2, [r7, #6]
 80024ce:	701a      	strb	r2, [r3, #0]
 80024d0:	89fa      	ldrh	r2, [r7, #14]
 80024d2:	490f      	ldr	r1, [pc, #60]	@ (8002510 <ws2812_set_all+0x68>)
 80024d4:	4613      	mov	r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4413      	add	r3, r2
 80024da:	440b      	add	r3, r1
 80024dc:	3301      	adds	r3, #1
 80024de:	79fa      	ldrb	r2, [r7, #7]
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	89fa      	ldrh	r2, [r7, #14]
 80024e4:	490a      	ldr	r1, [pc, #40]	@ (8002510 <ws2812_set_all+0x68>)
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	440b      	add	r3, r1
 80024ee:	3302      	adds	r3, #2
 80024f0:	797a      	ldrb	r2, [r7, #5]
 80024f2:	701a      	strb	r2, [r3, #0]
 80024f4:	89fb      	ldrh	r3, [r7, #14]
 80024f6:	3301      	adds	r3, #1
 80024f8:	81fb      	strh	r3, [r7, #14]
 80024fa:	89fb      	ldrh	r3, [r7, #14]
 80024fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80024fe:	d9df      	bls.n	80024c0 <ws2812_set_all+0x18>
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	20000298 	.word	0x20000298

08002514 <ws2812_set_brightness>:
void ws2812_set_brightness(uint8_t p){ if(p>100)p=100; s_brightness=p; }
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b64      	cmp	r3, #100	@ 0x64
 8002522:	d901      	bls.n	8002528 <ws2812_set_brightness+0x14>
 8002524:	2364      	movs	r3, #100	@ 0x64
 8002526:	71fb      	strb	r3, [r7, #7]
 8002528:	4a04      	ldr	r2, [pc, #16]	@ (800253c <ws2812_set_brightness+0x28>)
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	7013      	strb	r3, [r2, #0]
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	20000010 	.word	0x20000010

08002540 <ws2812_busy>:
bool ws2812_busy(void){ return s_busy; }
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
 8002544:	4b03      	ldr	r3, [pc, #12]	@ (8002554 <ws2812_busy+0x14>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	4618      	mov	r0, r3
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	2000107c 	.word	0x2000107c

08002558 <ws2812_show_async>:


//asynchroniczne wywietlanie
bool ws2812_show_async(void){
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
    if(s_busy) return false;
 800255c:	4b0a      	ldr	r3, [pc, #40]	@ (8002588 <ws2812_show_async+0x30>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <ws2812_show_async+0x12>
 8002566:	2300      	movs	r3, #0
 8002568:	e00c      	b.n	8002584 <ws2812_show_async+0x2c>
    s_busy = true;
 800256a:	4b07      	ldr	r3, [pc, #28]	@ (8002588 <ws2812_show_async+0x30>)
 800256c:	2201      	movs	r2, #1
 800256e:	701a      	strb	r2, [r3, #0]
    encode_to_pwm();
 8002570:	f7ff fe58 	bl	8002224 <encode_to_pwm>
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)s_pwm, (WS2812_MAX_LED*24)+RESET_SLOTS);
 8002574:	f240 6332 	movw	r3, #1586	@ 0x632
 8002578:	4a04      	ldr	r2, [pc, #16]	@ (800258c <ws2812_show_async+0x34>)
 800257a:	2100      	movs	r1, #0
 800257c:	4804      	ldr	r0, [pc, #16]	@ (8002590 <ws2812_show_async+0x38>)
 800257e:	f001 feb7 	bl	80042f0 <HAL_TIM_PWM_Start_DMA>
    return true;
 8002582:	2301      	movs	r3, #1
}
 8002584:	4618      	mov	r0, r3
 8002586:	bd80      	pop	{r7, pc}
 8002588:	2000107c 	.word	0x2000107c
 800258c:	20000418 	.word	0x20000418
 8002590:	200001a8 	.word	0x200001a8

08002594 <HAL_TIM_PWM_PulseFinishedCallback>:

//callback HAL po zakoczeniu bufora DMA
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
    if(htim->Instance==TIM1){
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a06      	ldr	r2, [pc, #24]	@ (80025bc <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d106      	bne.n	80025b4 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
        HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80025a6:	2100      	movs	r1, #0
 80025a8:	4805      	ldr	r0, [pc, #20]	@ (80025c0 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 80025aa:	f002 f851 	bl	8004650 <HAL_TIM_PWM_Stop_DMA>
        s_busy=false;
 80025ae:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
    }
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40010000 	.word	0x40010000
 80025c0:	200001a8 	.word	0x200001a8
 80025c4:	2000107c 	.word	0x2000107c

080025c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80025c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002600 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025cc:	f7ff fc86 	bl	8001edc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025d0:	480c      	ldr	r0, [pc, #48]	@ (8002604 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025d2:	490d      	ldr	r1, [pc, #52]	@ (8002608 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025d4:	4a0d      	ldr	r2, [pc, #52]	@ (800260c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d8:	e002      	b.n	80025e0 <LoopCopyDataInit>

080025da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025de:	3304      	adds	r3, #4

080025e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e4:	d3f9      	bcc.n	80025da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002610 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002614 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025ec:	e001      	b.n	80025f2 <LoopFillZerobss>

080025ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f0:	3204      	adds	r2, #4

080025f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f4:	d3fb      	bcc.n	80025ee <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80025f6:	f003 f989 	bl	800590c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025fa:	f7ff f935 	bl	8001868 <main>
  bx  lr    
 80025fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002600:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002608:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800260c:	08005c30 	.word	0x08005c30
  ldr r2, =_sbss
 8002610:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8002614:	20001084 	.word	0x20001084

08002618 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002618:	e7fe      	b.n	8002618 <ADC_IRQHandler>
	...

0800261c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002620:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <HAL_Init+0x40>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a0d      	ldr	r2, [pc, #52]	@ (800265c <HAL_Init+0x40>)
 8002626:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800262a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800262c:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <HAL_Init+0x40>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a0a      	ldr	r2, [pc, #40]	@ (800265c <HAL_Init+0x40>)
 8002632:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002636:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002638:	4b08      	ldr	r3, [pc, #32]	@ (800265c <HAL_Init+0x40>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a07      	ldr	r2, [pc, #28]	@ (800265c <HAL_Init+0x40>)
 800263e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002642:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002644:	2003      	movs	r0, #3
 8002646:	f000 f94f 	bl	80028e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800264a:	2000      	movs	r0, #0
 800264c:	f000 f808 	bl	8002660 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002650:	f7ff fbba 	bl	8001dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40023c00 	.word	0x40023c00

08002660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002668:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_InitTick+0x54>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <HAL_InitTick+0x58>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	4619      	mov	r1, r3
 8002672:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002676:	fbb3 f3f1 	udiv	r3, r3, r1
 800267a:	fbb2 f3f3 	udiv	r3, r2, r3
 800267e:	4618      	mov	r0, r3
 8002680:	f000 f967 	bl	8002952 <HAL_SYSTICK_Config>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e00e      	b.n	80026ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b0f      	cmp	r3, #15
 8002692:	d80a      	bhi.n	80026aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002694:	2200      	movs	r2, #0
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	f04f 30ff 	mov.w	r0, #4294967295
 800269c:	f000 f92f 	bl	80028fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a0:	4a06      	ldr	r2, [pc, #24]	@ (80026bc <HAL_InitTick+0x5c>)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	e000      	b.n	80026ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	2000000c 	.word	0x2000000c
 80026b8:	20000018 	.word	0x20000018
 80026bc:	20000014 	.word	0x20000014

080026c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026c4:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_IncTick+0x20>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_IncTick+0x24>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4413      	add	r3, r2
 80026d0:	4a04      	ldr	r2, [pc, #16]	@ (80026e4 <HAL_IncTick+0x24>)
 80026d2:	6013      	str	r3, [r2, #0]
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000018 	.word	0x20000018
 80026e4:	20001080 	.word	0x20001080

080026e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return uwTick;
 80026ec:	4b03      	ldr	r3, [pc, #12]	@ (80026fc <HAL_GetTick+0x14>)
 80026ee:	681b      	ldr	r3, [r3, #0]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20001080 	.word	0x20001080

08002700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002708:	f7ff ffee 	bl	80026e8 <HAL_GetTick>
 800270c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002718:	d005      	beq.n	8002726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800271a:	4b0a      	ldr	r3, [pc, #40]	@ (8002744 <HAL_Delay+0x44>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002726:	bf00      	nop
 8002728:	f7ff ffde 	bl	80026e8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	429a      	cmp	r2, r3
 8002736:	d8f7      	bhi.n	8002728 <HAL_Delay+0x28>
  {
  }
}
 8002738:	bf00      	nop
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000018 	.word	0x20000018

08002748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002764:	4013      	ands	r3, r2
 8002766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800277a:	4a04      	ldr	r2, [pc, #16]	@ (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	60d3      	str	r3, [r2, #12]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002794:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	0a1b      	lsrs	r3, r3, #8
 800279a:	f003 0307 	and.w	r3, r3, #7
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	db0b      	blt.n	80027d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	f003 021f 	and.w	r2, r3, #31
 80027c4:	4907      	ldr	r1, [pc, #28]	@ (80027e4 <__NVIC_EnableIRQ+0x38>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	095b      	lsrs	r3, r3, #5
 80027cc:	2001      	movs	r0, #1
 80027ce:	fa00 f202 	lsl.w	r2, r0, r2
 80027d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027d6:	bf00      	nop
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	e000e100 	.word	0xe000e100

080027e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	6039      	str	r1, [r7, #0]
 80027f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	db0a      	blt.n	8002812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	490c      	ldr	r1, [pc, #48]	@ (8002834 <__NVIC_SetPriority+0x4c>)
 8002802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002806:	0112      	lsls	r2, r2, #4
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	440b      	add	r3, r1
 800280c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002810:	e00a      	b.n	8002828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	b2da      	uxtb	r2, r3
 8002816:	4908      	ldr	r1, [pc, #32]	@ (8002838 <__NVIC_SetPriority+0x50>)
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	f003 030f 	and.w	r3, r3, #15
 800281e:	3b04      	subs	r3, #4
 8002820:	0112      	lsls	r2, r2, #4
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	440b      	add	r3, r1
 8002826:	761a      	strb	r2, [r3, #24]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000e100 	.word	0xe000e100
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800283c:	b480      	push	{r7}
 800283e:	b089      	sub	sp, #36	@ 0x24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f1c3 0307 	rsb	r3, r3, #7
 8002856:	2b04      	cmp	r3, #4
 8002858:	bf28      	it	cs
 800285a:	2304      	movcs	r3, #4
 800285c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3304      	adds	r3, #4
 8002862:	2b06      	cmp	r3, #6
 8002864:	d902      	bls.n	800286c <NVIC_EncodePriority+0x30>
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3b03      	subs	r3, #3
 800286a:	e000      	b.n	800286e <NVIC_EncodePriority+0x32>
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002870:	f04f 32ff 	mov.w	r2, #4294967295
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43da      	mvns	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	401a      	ands	r2, r3
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002884:	f04f 31ff 	mov.w	r1, #4294967295
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	43d9      	mvns	r1, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	4313      	orrs	r3, r2
         );
}
 8002896:	4618      	mov	r0, r3
 8002898:	3724      	adds	r7, #36	@ 0x24
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
	...

080028a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028b4:	d301      	bcc.n	80028ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028b6:	2301      	movs	r3, #1
 80028b8:	e00f      	b.n	80028da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ba:	4a0a      	ldr	r2, [pc, #40]	@ (80028e4 <SysTick_Config+0x40>)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3b01      	subs	r3, #1
 80028c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028c2:	210f      	movs	r1, #15
 80028c4:	f04f 30ff 	mov.w	r0, #4294967295
 80028c8:	f7ff ff8e 	bl	80027e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <SysTick_Config+0x40>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028d2:	4b04      	ldr	r3, [pc, #16]	@ (80028e4 <SysTick_Config+0x40>)
 80028d4:	2207      	movs	r2, #7
 80028d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	e000e010 	.word	0xe000e010

080028e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f7ff ff29 	bl	8002748 <__NVIC_SetPriorityGrouping>
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028fe:	b580      	push	{r7, lr}
 8002900:	b086      	sub	sp, #24
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	60b9      	str	r1, [r7, #8]
 8002908:	607a      	str	r2, [r7, #4]
 800290a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002910:	f7ff ff3e 	bl	8002790 <__NVIC_GetPriorityGrouping>
 8002914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68b9      	ldr	r1, [r7, #8]
 800291a:	6978      	ldr	r0, [r7, #20]
 800291c:	f7ff ff8e 	bl	800283c <NVIC_EncodePriority>
 8002920:	4602      	mov	r2, r0
 8002922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002926:	4611      	mov	r1, r2
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff5d 	bl	80027e8 <__NVIC_SetPriority>
}
 800292e:	bf00      	nop
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
 800293c:	4603      	mov	r3, r0
 800293e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff31 	bl	80027ac <__NVIC_EnableIRQ>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7ff ffa2 	bl	80028a4 <SysTick_Config>
 8002960:	4603      	mov	r3, r0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002978:	f7ff feb6 	bl	80026e8 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e099      	b.n	8002abc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2202      	movs	r2, #2
 800298c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0201 	bic.w	r2, r2, #1
 80029a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029a8:	e00f      	b.n	80029ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029aa:	f7ff fe9d 	bl	80026e8 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b05      	cmp	r3, #5
 80029b6:	d908      	bls.n	80029ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2203      	movs	r2, #3
 80029c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e078      	b.n	8002abc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1e8      	bne.n	80029aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	4b38      	ldr	r3, [pc, #224]	@ (8002ac4 <HAL_DMA_Init+0x158>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80029f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d107      	bne.n	8002a34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	f023 0307 	bic.w	r3, r3, #7
 8002a4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d117      	bne.n	8002a8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00e      	beq.n	8002a8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fa91 	bl	8002f98 <DMA_CheckFifoParam>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d008      	beq.n	8002a8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2240      	movs	r2, #64	@ 0x40
 8002a80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e016      	b.n	8002abc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 fa48 	bl	8002f2c <DMA_CalcBaseAndBitshift>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa4:	223f      	movs	r2, #63	@ 0x3f
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3718      	adds	r7, #24
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	f010803f 	.word	0xf010803f

08002ac8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
 8002ad4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ade:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d101      	bne.n	8002aee <HAL_DMA_Start_IT+0x26>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e040      	b.n	8002b70 <HAL_DMA_Start_IT+0xa8>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d12f      	bne.n	8002b62 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2202      	movs	r2, #2
 8002b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	68b9      	ldr	r1, [r7, #8]
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 f9da 	bl	8002ed0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b20:	223f      	movs	r2, #63	@ 0x3f
 8002b22:	409a      	lsls	r2, r3
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f042 0216 	orr.w	r2, r2, #22
 8002b36:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0208 	orr.w	r2, r2, #8
 8002b4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f042 0201 	orr.w	r2, r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	e005      	b.n	8002b6e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d004      	beq.n	8002b96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2280      	movs	r2, #128	@ 0x80
 8002b90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e00c      	b.n	8002bb0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2205      	movs	r2, #5
 8002b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0201 	bic.w	r2, r2, #1
 8002bac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bc8:	4b8e      	ldr	r3, [pc, #568]	@ (8002e04 <HAL_DMA_IRQHandler+0x248>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a8e      	ldr	r2, [pc, #568]	@ (8002e08 <HAL_DMA_IRQHandler+0x24c>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	0a9b      	lsrs	r3, r3, #10
 8002bd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be6:	2208      	movs	r2, #8
 8002be8:	409a      	lsls	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d01a      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d013      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0204 	bic.w	r2, r2, #4
 8002c0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c14:	2208      	movs	r2, #8
 8002c16:	409a      	lsls	r2, r3
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c20:	f043 0201 	orr.w	r2, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d012      	beq.n	8002c5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00b      	beq.n	8002c5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	409a      	lsls	r2, r3
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c56:	f043 0202 	orr.w	r2, r3, #2
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c62:	2204      	movs	r2, #4
 8002c64:	409a      	lsls	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d012      	beq.n	8002c94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00b      	beq.n	8002c94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c80:	2204      	movs	r2, #4
 8002c82:	409a      	lsls	r2, r3
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8c:	f043 0204 	orr.w	r2, r3, #4
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c98:	2210      	movs	r2, #16
 8002c9a:	409a      	lsls	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d043      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d03c      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb6:	2210      	movs	r2, #16
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d018      	beq.n	8002cfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d108      	bne.n	8002cec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d024      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
 8002cea:	e01f      	b.n	8002d2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d01b      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	4798      	blx	r3
 8002cfc:	e016      	b.n	8002d2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d107      	bne.n	8002d1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0208 	bic.w	r2, r2, #8
 8002d1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d30:	2220      	movs	r2, #32
 8002d32:	409a      	lsls	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	4013      	ands	r3, r2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 808f 	beq.w	8002e5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0310 	and.w	r3, r3, #16
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 8087 	beq.w	8002e5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d52:	2220      	movs	r2, #32
 8002d54:	409a      	lsls	r2, r3
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b05      	cmp	r3, #5
 8002d64:	d136      	bne.n	8002dd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 0216 	bic.w	r2, r2, #22
 8002d74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695a      	ldr	r2, [r3, #20]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d103      	bne.n	8002d96 <HAL_DMA_IRQHandler+0x1da>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d007      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0208 	bic.w	r2, r2, #8
 8002da4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002daa:	223f      	movs	r2, #63	@ 0x3f
 8002dac:	409a      	lsls	r2, r3
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d07e      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	4798      	blx	r3
        }
        return;
 8002dd2:	e079      	b.n	8002ec8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d01d      	beq.n	8002e1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10d      	bne.n	8002e0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d031      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	4798      	blx	r3
 8002e00:	e02c      	b.n	8002e5c <HAL_DMA_IRQHandler+0x2a0>
 8002e02:	bf00      	nop
 8002e04:	2000000c 	.word	0x2000000c
 8002e08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d023      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	4798      	blx	r3
 8002e1c:	e01e      	b.n	8002e5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10f      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0210 	bic.w	r2, r2, #16
 8002e3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d032      	beq.n	8002eca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d022      	beq.n	8002eb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2205      	movs	r2, #5
 8002e74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0201 	bic.w	r2, r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d307      	bcc.n	8002ea4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f2      	bne.n	8002e88 <HAL_DMA_IRQHandler+0x2cc>
 8002ea2:	e000      	b.n	8002ea6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ea4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d005      	beq.n	8002eca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4798      	blx	r3
 8002ec6:	e000      	b.n	8002eca <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ec8:	bf00      	nop
    }
  }
}
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
 8002edc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002eec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b40      	cmp	r3, #64	@ 0x40
 8002efc:	d108      	bne.n	8002f10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f0e:	e007      	b.n	8002f20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	60da      	str	r2, [r3, #12]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	3b10      	subs	r3, #16
 8002f3c:	4a14      	ldr	r2, [pc, #80]	@ (8002f90 <DMA_CalcBaseAndBitshift+0x64>)
 8002f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f42:	091b      	lsrs	r3, r3, #4
 8002f44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f46:	4a13      	ldr	r2, [pc, #76]	@ (8002f94 <DMA_CalcBaseAndBitshift+0x68>)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d909      	bls.n	8002f6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f62:	f023 0303 	bic.w	r3, r3, #3
 8002f66:	1d1a      	adds	r2, r3, #4
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f6c:	e007      	b.n	8002f7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f76:	f023 0303 	bic.w	r3, r3, #3
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	aaaaaaab 	.word	0xaaaaaaab
 8002f94:	08005c18 	.word	0x08005c18

08002f98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d11f      	bne.n	8002ff2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b03      	cmp	r3, #3
 8002fb6:	d856      	bhi.n	8003066 <DMA_CheckFifoParam+0xce>
 8002fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc0 <DMA_CheckFifoParam+0x28>)
 8002fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fbe:	bf00      	nop
 8002fc0:	08002fd1 	.word	0x08002fd1
 8002fc4:	08002fe3 	.word	0x08002fe3
 8002fc8:	08002fd1 	.word	0x08002fd1
 8002fcc:	08003067 	.word	0x08003067
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d046      	beq.n	800306a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe0:	e043      	b.n	800306a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fea:	d140      	bne.n	800306e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff0:	e03d      	b.n	800306e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ffa:	d121      	bne.n	8003040 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d837      	bhi.n	8003072 <DMA_CheckFifoParam+0xda>
 8003002:	a201      	add	r2, pc, #4	@ (adr r2, 8003008 <DMA_CheckFifoParam+0x70>)
 8003004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003008:	08003019 	.word	0x08003019
 800300c:	0800301f 	.word	0x0800301f
 8003010:	08003019 	.word	0x08003019
 8003014:	08003031 	.word	0x08003031
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	73fb      	strb	r3, [r7, #15]
      break;
 800301c:	e030      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003022:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d025      	beq.n	8003076 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800302e:	e022      	b.n	8003076 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003034:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003038:	d11f      	bne.n	800307a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800303e:	e01c      	b.n	800307a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d903      	bls.n	800304e <DMA_CheckFifoParam+0xb6>
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d003      	beq.n	8003054 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800304c:	e018      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
      break;
 8003052:	e015      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003058:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00e      	beq.n	800307e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	73fb      	strb	r3, [r7, #15]
      break;
 8003064:	e00b      	b.n	800307e <DMA_CheckFifoParam+0xe6>
      break;
 8003066:	bf00      	nop
 8003068:	e00a      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      break;
 800306a:	bf00      	nop
 800306c:	e008      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      break;
 800306e:	bf00      	nop
 8003070:	e006      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      break;
 8003072:	bf00      	nop
 8003074:	e004      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      break;
 8003076:	bf00      	nop
 8003078:	e002      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      break;   
 800307a:	bf00      	nop
 800307c:	e000      	b.n	8003080 <DMA_CheckFifoParam+0xe8>
      break;
 800307e:	bf00      	nop
    }
  } 
  
  return status; 
 8003080:	7bfb      	ldrb	r3, [r7, #15]
}
 8003082:	4618      	mov	r0, r3
 8003084:	3714      	adds	r7, #20
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop

08003090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	@ 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030a6:	2300      	movs	r3, #0
 80030a8:	61fb      	str	r3, [r7, #28]
 80030aa:	e159      	b.n	8003360 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030ac:	2201      	movs	r2, #1
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4013      	ands	r3, r2
 80030be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	f040 8148 	bne.w	800335a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d005      	beq.n	80030e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d130      	bne.n	8003144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	2203      	movs	r2, #3
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003118:	2201      	movs	r2, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	43db      	mvns	r3, r3
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	091b      	lsrs	r3, r3, #4
 800312e:	f003 0201 	and.w	r2, r3, #1
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0303 	and.w	r3, r3, #3
 800314c:	2b03      	cmp	r3, #3
 800314e:	d017      	beq.n	8003180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	2203      	movs	r2, #3
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4013      	ands	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d123      	bne.n	80031d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	08da      	lsrs	r2, r3, #3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	3208      	adds	r2, #8
 8003194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	220f      	movs	r2, #15
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4013      	ands	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	08da      	lsrs	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3208      	adds	r2, #8
 80031ce:	69b9      	ldr	r1, [r7, #24]
 80031d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	2203      	movs	r2, #3
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0203 	and.w	r2, r3, #3
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 80a2 	beq.w	800335a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b57      	ldr	r3, [pc, #348]	@ (8003378 <HAL_GPIO_Init+0x2e8>)
 800321c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321e:	4a56      	ldr	r2, [pc, #344]	@ (8003378 <HAL_GPIO_Init+0x2e8>)
 8003220:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003224:	6453      	str	r3, [r2, #68]	@ 0x44
 8003226:	4b54      	ldr	r3, [pc, #336]	@ (8003378 <HAL_GPIO_Init+0x2e8>)
 8003228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800322a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003232:	4a52      	ldr	r2, [pc, #328]	@ (800337c <HAL_GPIO_Init+0x2ec>)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	089b      	lsrs	r3, r3, #2
 8003238:	3302      	adds	r3, #2
 800323a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	220f      	movs	r2, #15
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	4013      	ands	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a49      	ldr	r2, [pc, #292]	@ (8003380 <HAL_GPIO_Init+0x2f0>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d019      	beq.n	8003292 <HAL_GPIO_Init+0x202>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a48      	ldr	r2, [pc, #288]	@ (8003384 <HAL_GPIO_Init+0x2f4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d013      	beq.n	800328e <HAL_GPIO_Init+0x1fe>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a47      	ldr	r2, [pc, #284]	@ (8003388 <HAL_GPIO_Init+0x2f8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d00d      	beq.n	800328a <HAL_GPIO_Init+0x1fa>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a46      	ldr	r2, [pc, #280]	@ (800338c <HAL_GPIO_Init+0x2fc>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d007      	beq.n	8003286 <HAL_GPIO_Init+0x1f6>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a45      	ldr	r2, [pc, #276]	@ (8003390 <HAL_GPIO_Init+0x300>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d101      	bne.n	8003282 <HAL_GPIO_Init+0x1f2>
 800327e:	2304      	movs	r3, #4
 8003280:	e008      	b.n	8003294 <HAL_GPIO_Init+0x204>
 8003282:	2307      	movs	r3, #7
 8003284:	e006      	b.n	8003294 <HAL_GPIO_Init+0x204>
 8003286:	2303      	movs	r3, #3
 8003288:	e004      	b.n	8003294 <HAL_GPIO_Init+0x204>
 800328a:	2302      	movs	r3, #2
 800328c:	e002      	b.n	8003294 <HAL_GPIO_Init+0x204>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <HAL_GPIO_Init+0x204>
 8003292:	2300      	movs	r3, #0
 8003294:	69fa      	ldr	r2, [r7, #28]
 8003296:	f002 0203 	and.w	r2, r2, #3
 800329a:	0092      	lsls	r2, r2, #2
 800329c:	4093      	lsls	r3, r2
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032a4:	4935      	ldr	r1, [pc, #212]	@ (800337c <HAL_GPIO_Init+0x2ec>)
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	089b      	lsrs	r3, r3, #2
 80032aa:	3302      	adds	r3, #2
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032b2:	4b38      	ldr	r3, [pc, #224]	@ (8003394 <HAL_GPIO_Init+0x304>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	43db      	mvns	r3, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4013      	ands	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003394 <HAL_GPIO_Init+0x304>)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003394 <HAL_GPIO_Init+0x304>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	43db      	mvns	r3, r3
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4013      	ands	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d003      	beq.n	8003300 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003300:	4a24      	ldr	r2, [pc, #144]	@ (8003394 <HAL_GPIO_Init+0x304>)
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003306:	4b23      	ldr	r3, [pc, #140]	@ (8003394 <HAL_GPIO_Init+0x304>)
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	43db      	mvns	r3, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4013      	ands	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800332a:	4a1a      	ldr	r2, [pc, #104]	@ (8003394 <HAL_GPIO_Init+0x304>)
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003330:	4b18      	ldr	r3, [pc, #96]	@ (8003394 <HAL_GPIO_Init+0x304>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	43db      	mvns	r3, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4013      	ands	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003354:	4a0f      	ldr	r2, [pc, #60]	@ (8003394 <HAL_GPIO_Init+0x304>)
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	3301      	adds	r3, #1
 800335e:	61fb      	str	r3, [r7, #28]
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	2b0f      	cmp	r3, #15
 8003364:	f67f aea2 	bls.w	80030ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003368:	bf00      	nop
 800336a:	bf00      	nop
 800336c:	3724      	adds	r7, #36	@ 0x24
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800
 800337c:	40013800 	.word	0x40013800
 8003380:	40020000 	.word	0x40020000
 8003384:	40020400 	.word	0x40020400
 8003388:	40020800 	.word	0x40020800
 800338c:	40020c00 	.word	0x40020c00
 8003390:	40021000 	.word	0x40021000
 8003394:	40013c00 	.word	0x40013c00

08003398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	807b      	strh	r3, [r7, #2]
 80033a4:	4613      	mov	r3, r2
 80033a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033a8:	787b      	ldrb	r3, [r7, #1]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033ae:	887a      	ldrh	r2, [r7, #2]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033b4:	e003      	b.n	80033be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033b6:	887b      	ldrh	r3, [r7, #2]
 80033b8:	041a      	lsls	r2, r3, #16
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	619a      	str	r2, [r3, #24]
}
 80033be:	bf00      	nop
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
	...

080033cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e267      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d075      	beq.n	80034d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80033ea:	4b88      	ldr	r3, [pc, #544]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d00c      	beq.n	8003410 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033f6:	4b85      	ldr	r3, [pc, #532]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d112      	bne.n	8003428 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003402:	4b82      	ldr	r3, [pc, #520]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800340a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800340e:	d10b      	bne.n	8003428 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003410:	4b7e      	ldr	r3, [pc, #504]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d05b      	beq.n	80034d4 <HAL_RCC_OscConfig+0x108>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d157      	bne.n	80034d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e242      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003430:	d106      	bne.n	8003440 <HAL_RCC_OscConfig+0x74>
 8003432:	4b76      	ldr	r3, [pc, #472]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a75      	ldr	r2, [pc, #468]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	e01d      	b.n	800347c <HAL_RCC_OscConfig+0xb0>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003448:	d10c      	bne.n	8003464 <HAL_RCC_OscConfig+0x98>
 800344a:	4b70      	ldr	r3, [pc, #448]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a6f      	ldr	r2, [pc, #444]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003450:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	4b6d      	ldr	r3, [pc, #436]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a6c      	ldr	r2, [pc, #432]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800345c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	e00b      	b.n	800347c <HAL_RCC_OscConfig+0xb0>
 8003464:	4b69      	ldr	r3, [pc, #420]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a68      	ldr	r2, [pc, #416]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800346a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	4b66      	ldr	r3, [pc, #408]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a65      	ldr	r2, [pc, #404]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003476:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800347a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d013      	beq.n	80034ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7ff f930 	bl	80026e8 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800348c:	f7ff f92c 	bl	80026e8 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b64      	cmp	r3, #100	@ 0x64
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e207      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349e:	4b5b      	ldr	r3, [pc, #364]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0f0      	beq.n	800348c <HAL_RCC_OscConfig+0xc0>
 80034aa:	e014      	b.n	80034d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7ff f91c 	bl	80026e8 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034b4:	f7ff f918 	bl	80026e8 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b64      	cmp	r3, #100	@ 0x64
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e1f3      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c6:	4b51      	ldr	r3, [pc, #324]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0xe8>
 80034d2:	e000      	b.n	80034d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d063      	beq.n	80035aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80034e2:	4b4a      	ldr	r3, [pc, #296]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00b      	beq.n	8003506 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ee:	4b47      	ldr	r3, [pc, #284]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	d11c      	bne.n	8003534 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034fa:	4b44      	ldr	r3, [pc, #272]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d116      	bne.n	8003534 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003506:	4b41      	ldr	r3, [pc, #260]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d005      	beq.n	800351e <HAL_RCC_OscConfig+0x152>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d001      	beq.n	800351e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e1c7      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800351e:	4b3b      	ldr	r3, [pc, #236]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	4937      	ldr	r1, [pc, #220]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800352e:	4313      	orrs	r3, r2
 8003530:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003532:	e03a      	b.n	80035aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d020      	beq.n	800357e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800353c:	4b34      	ldr	r3, [pc, #208]	@ (8003610 <HAL_RCC_OscConfig+0x244>)
 800353e:	2201      	movs	r2, #1
 8003540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003542:	f7ff f8d1 	bl	80026e8 <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003548:	e008      	b.n	800355c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800354a:	f7ff f8cd 	bl	80026e8 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e1a8      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355c:	4b2b      	ldr	r3, [pc, #172]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d0f0      	beq.n	800354a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003568:	4b28      	ldr	r3, [pc, #160]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	00db      	lsls	r3, r3, #3
 8003576:	4925      	ldr	r1, [pc, #148]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003578:	4313      	orrs	r3, r2
 800357a:	600b      	str	r3, [r1, #0]
 800357c:	e015      	b.n	80035aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800357e:	4b24      	ldr	r3, [pc, #144]	@ (8003610 <HAL_RCC_OscConfig+0x244>)
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003584:	f7ff f8b0 	bl	80026e8 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800358c:	f7ff f8ac 	bl	80026e8 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e187      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800359e:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f0      	bne.n	800358c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d036      	beq.n	8003624 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d016      	beq.n	80035ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035be:	4b15      	ldr	r3, [pc, #84]	@ (8003614 <HAL_RCC_OscConfig+0x248>)
 80035c0:	2201      	movs	r2, #1
 80035c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c4:	f7ff f890 	bl	80026e8 <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035cc:	f7ff f88c 	bl	80026e8 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e167      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035de:	4b0b      	ldr	r3, [pc, #44]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80035e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d0f0      	beq.n	80035cc <HAL_RCC_OscConfig+0x200>
 80035ea:	e01b      	b.n	8003624 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ec:	4b09      	ldr	r3, [pc, #36]	@ (8003614 <HAL_RCC_OscConfig+0x248>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f2:	f7ff f879 	bl	80026e8 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f8:	e00e      	b.n	8003618 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fa:	f7ff f875 	bl	80026e8 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d907      	bls.n	8003618 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e150      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
 800360c:	40023800 	.word	0x40023800
 8003610:	42470000 	.word	0x42470000
 8003614:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003618:	4b88      	ldr	r3, [pc, #544]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800361a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1ea      	bne.n	80035fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 8097 	beq.w	8003760 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003632:	2300      	movs	r3, #0
 8003634:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003636:	4b81      	ldr	r3, [pc, #516]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10f      	bne.n	8003662 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	60bb      	str	r3, [r7, #8]
 8003646:	4b7d      	ldr	r3, [pc, #500]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364a:	4a7c      	ldr	r2, [pc, #496]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800364c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003650:	6413      	str	r3, [r2, #64]	@ 0x40
 8003652:	4b7a      	ldr	r3, [pc, #488]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365a:	60bb      	str	r3, [r7, #8]
 800365c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800365e:	2301      	movs	r3, #1
 8003660:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003662:	4b77      	ldr	r3, [pc, #476]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366a:	2b00      	cmp	r3, #0
 800366c:	d118      	bne.n	80036a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800366e:	4b74      	ldr	r3, [pc, #464]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a73      	ldr	r2, [pc, #460]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003678:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800367a:	f7ff f835 	bl	80026e8 <HAL_GetTick>
 800367e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003682:	f7ff f831 	bl	80026e8 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e10c      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003694:	4b6a      	ldr	r3, [pc, #424]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369c:	2b00      	cmp	r3, #0
 800369e:	d0f0      	beq.n	8003682 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d106      	bne.n	80036b6 <HAL_RCC_OscConfig+0x2ea>
 80036a8:	4b64      	ldr	r3, [pc, #400]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ac:	4a63      	ldr	r2, [pc, #396]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036ae:	f043 0301 	orr.w	r3, r3, #1
 80036b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036b4:	e01c      	b.n	80036f0 <HAL_RCC_OscConfig+0x324>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b05      	cmp	r3, #5
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCC_OscConfig+0x30c>
 80036be:	4b5f      	ldr	r3, [pc, #380]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c2:	4a5e      	ldr	r2, [pc, #376]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036c4:	f043 0304 	orr.w	r3, r3, #4
 80036c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ca:	4b5c      	ldr	r3, [pc, #368]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ce:	4a5b      	ldr	r2, [pc, #364]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d6:	e00b      	b.n	80036f0 <HAL_RCC_OscConfig+0x324>
 80036d8:	4b58      	ldr	r3, [pc, #352]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036dc:	4a57      	ldr	r2, [pc, #348]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e4:	4b55      	ldr	r3, [pc, #340]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e8:	4a54      	ldr	r2, [pc, #336]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036ea:	f023 0304 	bic.w	r3, r3, #4
 80036ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d015      	beq.n	8003724 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f8:	f7fe fff6 	bl	80026e8 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036fe:	e00a      	b.n	8003716 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003700:	f7fe fff2 	bl	80026e8 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370e:	4293      	cmp	r3, r2
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e0cb      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003716:	4b49      	ldr	r3, [pc, #292]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ee      	beq.n	8003700 <HAL_RCC_OscConfig+0x334>
 8003722:	e014      	b.n	800374e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003724:	f7fe ffe0 	bl	80026e8 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800372a:	e00a      	b.n	8003742 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372c:	f7fe ffdc 	bl	80026e8 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373a:	4293      	cmp	r3, r2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e0b5      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003742:	4b3e      	ldr	r3, [pc, #248]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1ee      	bne.n	800372c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800374e:	7dfb      	ldrb	r3, [r7, #23]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d105      	bne.n	8003760 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003754:	4b39      	ldr	r3, [pc, #228]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003758:	4a38      	ldr	r2, [pc, #224]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800375a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800375e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 80a1 	beq.w	80038ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800376a:	4b34      	ldr	r3, [pc, #208]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 030c 	and.w	r3, r3, #12
 8003772:	2b08      	cmp	r3, #8
 8003774:	d05c      	beq.n	8003830 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d141      	bne.n	8003802 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800377e:	4b31      	ldr	r3, [pc, #196]	@ (8003844 <HAL_RCC_OscConfig+0x478>)
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003784:	f7fe ffb0 	bl	80026e8 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800378c:	f7fe ffac 	bl	80026e8 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e087      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379e:	4b27      	ldr	r3, [pc, #156]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	019b      	lsls	r3, r3, #6
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c0:	085b      	lsrs	r3, r3, #1
 80037c2:	3b01      	subs	r3, #1
 80037c4:	041b      	lsls	r3, r3, #16
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037cc:	061b      	lsls	r3, r3, #24
 80037ce:	491b      	ldr	r1, [pc, #108]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_RCC_OscConfig+0x478>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037da:	f7fe ff85 	bl	80026e8 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e2:	f7fe ff81 	bl	80026e8 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e05c      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f4:	4b11      	ldr	r3, [pc, #68]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0f0      	beq.n	80037e2 <HAL_RCC_OscConfig+0x416>
 8003800:	e054      	b.n	80038ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003802:	4b10      	ldr	r3, [pc, #64]	@ (8003844 <HAL_RCC_OscConfig+0x478>)
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003808:	f7fe ff6e 	bl	80026e8 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003810:	f7fe ff6a 	bl	80026e8 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e045      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003822:	4b06      	ldr	r3, [pc, #24]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f0      	bne.n	8003810 <HAL_RCC_OscConfig+0x444>
 800382e:	e03d      	b.n	80038ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d107      	bne.n	8003848 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e038      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
 800383c:	40023800 	.word	0x40023800
 8003840:	40007000 	.word	0x40007000
 8003844:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003848:	4b1b      	ldr	r3, [pc, #108]	@ (80038b8 <HAL_RCC_OscConfig+0x4ec>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d028      	beq.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003860:	429a      	cmp	r2, r3
 8003862:	d121      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386e:	429a      	cmp	r2, r3
 8003870:	d11a      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003878:	4013      	ands	r3, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800387e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003880:	4293      	cmp	r3, r2
 8003882:	d111      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388e:	085b      	lsrs	r3, r3, #1
 8003890:	3b01      	subs	r3, #1
 8003892:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003894:	429a      	cmp	r2, r3
 8003896:	d107      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d001      	beq.n	80038ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e000      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3718      	adds	r7, #24
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800

080038bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0cc      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038d0:	4b68      	ldr	r3, [pc, #416]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d90c      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038de:	4b65      	ldr	r3, [pc, #404]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b63      	ldr	r3, [pc, #396]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0307 	and.w	r3, r3, #7
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0b8      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d020      	beq.n	8003946 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003910:	4b59      	ldr	r3, [pc, #356]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	4a58      	ldr	r2, [pc, #352]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800391a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0308 	and.w	r3, r3, #8
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003928:	4b53      	ldr	r3, [pc, #332]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	4a52      	ldr	r2, [pc, #328]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003932:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003934:	4b50      	ldr	r3, [pc, #320]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	494d      	ldr	r1, [pc, #308]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	4313      	orrs	r3, r2
 8003944:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d044      	beq.n	80039dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d107      	bne.n	800396a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	4b47      	ldr	r3, [pc, #284]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d119      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e07f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d003      	beq.n	800397a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003976:	2b03      	cmp	r3, #3
 8003978:	d107      	bne.n	800398a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800397a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e06f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e067      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800399a:	4b37      	ldr	r3, [pc, #220]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f023 0203 	bic.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4934      	ldr	r1, [pc, #208]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039ac:	f7fe fe9c 	bl	80026e8 <HAL_GetTick>
 80039b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b4:	f7fe fe98 	bl	80026e8 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e04f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 020c 	and.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d1eb      	bne.n	80039b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039dc:	4b25      	ldr	r3, [pc, #148]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d20c      	bcs.n	8003a04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b22      	ldr	r3, [pc, #136]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b20      	ldr	r3, [pc, #128]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e032      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d008      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a10:	4b19      	ldr	r3, [pc, #100]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	4916      	ldr	r1, [pc, #88]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a2e:	4b12      	ldr	r3, [pc, #72]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	490e      	ldr	r1, [pc, #56]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a42:	f000 f821 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8003a46:	4602      	mov	r2, r0
 8003a48:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	091b      	lsrs	r3, r3, #4
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	490a      	ldr	r1, [pc, #40]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	5ccb      	ldrb	r3, [r1, r3]
 8003a56:	fa22 f303 	lsr.w	r3, r2, r3
 8003a5a:	4a09      	ldr	r2, [pc, #36]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a5e:	4b09      	ldr	r3, [pc, #36]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c8>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe fdfc 	bl	8002660 <HAL_InitTick>

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40023c00 	.word	0x40023c00
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	08005c00 	.word	0x08005c00
 8003a80:	2000000c 	.word	0x2000000c
 8003a84:	20000014 	.word	0x20000014

08003a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a8c:	b094      	sub	sp, #80	@ 0x50
 8003a8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003aa0:	4b79      	ldr	r3, [pc, #484]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 030c 	and.w	r3, r3, #12
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d00d      	beq.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x40>
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	f200 80e1 	bhi.w	8003c74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_RCC_GetSysClockFreq+0x34>
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d003      	beq.n	8003ac2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003aba:	e0db      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003abc:	4b73      	ldr	r3, [pc, #460]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003abe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ac0:	e0db      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ac2:	4b73      	ldr	r3, [pc, #460]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ac4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ac6:	e0d8      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ac8:	4b6f      	ldr	r3, [pc, #444]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad2:	4b6d      	ldr	r3, [pc, #436]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d063      	beq.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ade:	4b6a      	ldr	r3, [pc, #424]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	099b      	lsrs	r3, r3, #6
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ae8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003af0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003af2:	2300      	movs	r3, #0
 8003af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003af6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003afa:	4622      	mov	r2, r4
 8003afc:	462b      	mov	r3, r5
 8003afe:	f04f 0000 	mov.w	r0, #0
 8003b02:	f04f 0100 	mov.w	r1, #0
 8003b06:	0159      	lsls	r1, r3, #5
 8003b08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0c:	0150      	lsls	r0, r2, #5
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	4621      	mov	r1, r4
 8003b14:	1a51      	subs	r1, r2, r1
 8003b16:	6139      	str	r1, [r7, #16]
 8003b18:	4629      	mov	r1, r5
 8003b1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	f04f 0200 	mov.w	r2, #0
 8003b24:	f04f 0300 	mov.w	r3, #0
 8003b28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b2c:	4659      	mov	r1, fp
 8003b2e:	018b      	lsls	r3, r1, #6
 8003b30:	4651      	mov	r1, sl
 8003b32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b36:	4651      	mov	r1, sl
 8003b38:	018a      	lsls	r2, r1, #6
 8003b3a:	4651      	mov	r1, sl
 8003b3c:	ebb2 0801 	subs.w	r8, r2, r1
 8003b40:	4659      	mov	r1, fp
 8003b42:	eb63 0901 	sbc.w	r9, r3, r1
 8003b46:	f04f 0200 	mov.w	r2, #0
 8003b4a:	f04f 0300 	mov.w	r3, #0
 8003b4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b5a:	4690      	mov	r8, r2
 8003b5c:	4699      	mov	r9, r3
 8003b5e:	4623      	mov	r3, r4
 8003b60:	eb18 0303 	adds.w	r3, r8, r3
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	462b      	mov	r3, r5
 8003b68:	eb49 0303 	adc.w	r3, r9, r3
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	f04f 0200 	mov.w	r2, #0
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b7a:	4629      	mov	r1, r5
 8003b7c:	024b      	lsls	r3, r1, #9
 8003b7e:	4621      	mov	r1, r4
 8003b80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b84:	4621      	mov	r1, r4
 8003b86:	024a      	lsls	r2, r1, #9
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b8e:	2200      	movs	r2, #0
 8003b90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b98:	f7fc fb1c 	bl	80001d4 <__aeabi_uldivmod>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba4:	e058      	b.n	8003c58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ba6:	4b38      	ldr	r3, [pc, #224]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	099b      	lsrs	r3, r3, #6
 8003bac:	2200      	movs	r2, #0
 8003bae:	4618      	mov	r0, r3
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bb6:	623b      	str	r3, [r7, #32]
 8003bb8:	2300      	movs	r3, #0
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bc0:	4642      	mov	r2, r8
 8003bc2:	464b      	mov	r3, r9
 8003bc4:	f04f 0000 	mov.w	r0, #0
 8003bc8:	f04f 0100 	mov.w	r1, #0
 8003bcc:	0159      	lsls	r1, r3, #5
 8003bce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bd2:	0150      	lsls	r0, r2, #5
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4641      	mov	r1, r8
 8003bda:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bde:	4649      	mov	r1, r9
 8003be0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bf0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bf4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003bf8:	ebb2 040a 	subs.w	r4, r2, sl
 8003bfc:	eb63 050b 	sbc.w	r5, r3, fp
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	00eb      	lsls	r3, r5, #3
 8003c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c0e:	00e2      	lsls	r2, r4, #3
 8003c10:	4614      	mov	r4, r2
 8003c12:	461d      	mov	r5, r3
 8003c14:	4643      	mov	r3, r8
 8003c16:	18e3      	adds	r3, r4, r3
 8003c18:	603b      	str	r3, [r7, #0]
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	eb45 0303 	adc.w	r3, r5, r3
 8003c20:	607b      	str	r3, [r7, #4]
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c2e:	4629      	mov	r1, r5
 8003c30:	028b      	lsls	r3, r1, #10
 8003c32:	4621      	mov	r1, r4
 8003c34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c38:	4621      	mov	r1, r4
 8003c3a:	028a      	lsls	r2, r1, #10
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	4619      	mov	r1, r3
 8003c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c42:	2200      	movs	r2, #0
 8003c44:	61bb      	str	r3, [r7, #24]
 8003c46:	61fa      	str	r2, [r7, #28]
 8003c48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c4c:	f7fc fac2 	bl	80001d4 <__aeabi_uldivmod>
 8003c50:	4602      	mov	r2, r0
 8003c52:	460b      	mov	r3, r1
 8003c54:	4613      	mov	r3, r2
 8003c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c58:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	0c1b      	lsrs	r3, r3, #16
 8003c5e:	f003 0303 	and.w	r3, r3, #3
 8003c62:	3301      	adds	r3, #1
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003c68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c72:	e002      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c74:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003c76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3750      	adds	r7, #80	@ 0x50
 8003c80:	46bd      	mov	sp, r7
 8003c82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c86:	bf00      	nop
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	00f42400 	.word	0x00f42400
 8003c90:	007a1200 	.word	0x007a1200

08003c94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c98:	4b03      	ldr	r3, [pc, #12]	@ (8003ca8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	2000000c 	.word	0x2000000c

08003cac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cb0:	f7ff fff0 	bl	8003c94 <HAL_RCC_GetHCLKFreq>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	4b05      	ldr	r3, [pc, #20]	@ (8003ccc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	0a9b      	lsrs	r3, r3, #10
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	4903      	ldr	r1, [pc, #12]	@ (8003cd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cc2:	5ccb      	ldrb	r3, [r1, r3]
 8003cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	08005c10 	.word	0x08005c10

08003cd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cd8:	f7ff ffdc 	bl	8003c94 <HAL_RCC_GetHCLKFreq>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	4b05      	ldr	r3, [pc, #20]	@ (8003cf4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	0b5b      	lsrs	r3, r3, #13
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	4903      	ldr	r1, [pc, #12]	@ (8003cf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cea:	5ccb      	ldrb	r3, [r1, r3]
 8003cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	08005c10 	.word	0x08005c10

08003cfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e07b      	b.n	8003e06 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d108      	bne.n	8003d28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d1e:	d009      	beq.n	8003d34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	61da      	str	r2, [r3, #28]
 8003d26:	e005      	b.n	8003d34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7fd ff3a 	bl	8001bc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2202      	movs	r2, #2
 8003d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	431a      	orrs	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db8:	ea42 0103 	orr.w	r1, r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	0c1b      	lsrs	r3, r3, #16
 8003dd2:	f003 0104 	and.w	r1, r3, #4
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dda:	f003 0210 	and.w	r2, r3, #16
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	69da      	ldr	r2, [r3, #28]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003df4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b088      	sub	sp, #32
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	603b      	str	r3, [r7, #0]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e1e:	f7fe fc63 	bl	80026e8 <HAL_GetTick>
 8003e22:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e24:	88fb      	ldrh	r3, [r7, #6]
 8003e26:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d001      	beq.n	8003e38 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e34:	2302      	movs	r3, #2
 8003e36:	e12a      	b.n	800408e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_SPI_Transmit+0x36>
 8003e3e:	88fb      	ldrh	r3, [r7, #6]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e122      	b.n	800408e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d101      	bne.n	8003e56 <HAL_SPI_Transmit+0x48>
 8003e52:	2302      	movs	r3, #2
 8003e54:	e11b      	b.n	800408e <HAL_SPI_Transmit+0x280>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2203      	movs	r2, #3
 8003e62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	88fa      	ldrh	r2, [r7, #6]
 8003e76:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	88fa      	ldrh	r2, [r7, #6]
 8003e7c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ea4:	d10f      	bne.n	8003ec6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ec4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d007      	beq.n	8003ee4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ee2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eec:	d152      	bne.n	8003f94 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <HAL_SPI_Transmit+0xee>
 8003ef6:	8b7b      	ldrh	r3, [r7, #26]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d145      	bne.n	8003f88 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f00:	881a      	ldrh	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0c:	1c9a      	adds	r2, r3, #2
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f20:	e032      	b.n	8003f88 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d112      	bne.n	8003f56 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	881a      	ldrh	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f40:	1c9a      	adds	r2, r3, #2
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29a      	uxth	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f54:	e018      	b.n	8003f88 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f56:	f7fe fbc7 	bl	80026e8 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d803      	bhi.n	8003f6e <HAL_SPI_Transmit+0x160>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6c:	d102      	bne.n	8003f74 <HAL_SPI_Transmit+0x166>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d109      	bne.n	8003f88 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e082      	b.n	800408e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1c7      	bne.n	8003f22 <HAL_SPI_Transmit+0x114>
 8003f92:	e053      	b.n	800403c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <HAL_SPI_Transmit+0x194>
 8003f9c:	8b7b      	ldrh	r3, [r7, #26]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d147      	bne.n	8004032 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	330c      	adds	r3, #12
 8003fac:	7812      	ldrb	r2, [r2, #0]
 8003fae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb4:	1c5a      	adds	r2, r3, #1
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003fc8:	e033      	b.n	8004032 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d113      	bne.n	8004000 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	330c      	adds	r3, #12
 8003fe2:	7812      	ldrb	r2, [r2, #0]
 8003fe4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003ffe:	e018      	b.n	8004032 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004000:	f7fe fb72 	bl	80026e8 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	429a      	cmp	r2, r3
 800400e:	d803      	bhi.n	8004018 <HAL_SPI_Transmit+0x20a>
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004016:	d102      	bne.n	800401e <HAL_SPI_Transmit+0x210>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d109      	bne.n	8004032 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e02d      	b.n	800408e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004036:	b29b      	uxth	r3, r3
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1c6      	bne.n	8003fca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800403c:	69fa      	ldr	r2, [r7, #28]
 800403e:	6839      	ldr	r1, [r7, #0]
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 f8b1 	bl	80041a8 <SPI_EndRxTxTransaction>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10a      	bne.n	8004070 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	617b      	str	r3, [r7, #20]
 800406e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e000      	b.n	800408e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800408c:	2300      	movs	r3, #0
  }
}
 800408e:	4618      	mov	r0, r3
 8004090:	3720      	adds	r7, #32
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	603b      	str	r3, [r7, #0]
 80040a4:	4613      	mov	r3, r2
 80040a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80040a8:	f7fe fb1e 	bl	80026e8 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b0:	1a9b      	subs	r3, r3, r2
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	4413      	add	r3, r2
 80040b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040b8:	f7fe fb16 	bl	80026e8 <HAL_GetTick>
 80040bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040be:	4b39      	ldr	r3, [pc, #228]	@ (80041a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	015b      	lsls	r3, r3, #5
 80040c4:	0d1b      	lsrs	r3, r3, #20
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040ce:	e055      	b.n	800417c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d051      	beq.n	800417c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040d8:	f7fe fb06 	bl	80026e8 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	69fa      	ldr	r2, [r7, #28]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d902      	bls.n	80040ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d13d      	bne.n	800416a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004106:	d111      	bne.n	800412c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004110:	d004      	beq.n	800411c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800411a:	d107      	bne.n	800412c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800412a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004134:	d10f      	bne.n	8004156 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004154:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e018      	b.n	800419c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d102      	bne.n	8004176 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004170:	2300      	movs	r3, #0
 8004172:	61fb      	str	r3, [r7, #28]
 8004174:	e002      	b.n	800417c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	3b01      	subs	r3, #1
 800417a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	4013      	ands	r3, r2
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	429a      	cmp	r2, r3
 800418a:	bf0c      	ite	eq
 800418c:	2301      	moveq	r3, #1
 800418e:	2300      	movne	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	461a      	mov	r2, r3
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	429a      	cmp	r2, r3
 8004198:	d19a      	bne.n	80040d0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3720      	adds	r7, #32
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	2000000c 	.word	0x2000000c

080041a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b088      	sub	sp, #32
 80041ac:	af02      	add	r7, sp, #8
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2201      	movs	r2, #1
 80041bc:	2102      	movs	r1, #2
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f7ff ff6a 	bl	8004098 <SPI_WaitFlagStateUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d007      	beq.n	80041da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ce:	f043 0220 	orr.w	r2, r3, #32
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e032      	b.n	8004240 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041da:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <SPI_EndRxTxTransaction+0xa0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a1b      	ldr	r2, [pc, #108]	@ (800424c <SPI_EndRxTxTransaction+0xa4>)
 80041e0:	fba2 2303 	umull	r2, r3, r2, r3
 80041e4:	0d5b      	lsrs	r3, r3, #21
 80041e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041ea:	fb02 f303 	mul.w	r3, r2, r3
 80041ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041f8:	d112      	bne.n	8004220 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	2200      	movs	r2, #0
 8004202:	2180      	movs	r1, #128	@ 0x80
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f7ff ff47 	bl	8004098 <SPI_WaitFlagStateUntilTimeout>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d016      	beq.n	800423e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004214:	f043 0220 	orr.w	r2, r3, #32
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e00f      	b.n	8004240 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	3b01      	subs	r3, #1
 800422a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004236:	2b80      	cmp	r3, #128	@ 0x80
 8004238:	d0f2      	beq.n	8004220 <SPI_EndRxTxTransaction+0x78>
 800423a:	e000      	b.n	800423e <SPI_EndRxTxTransaction+0x96>
        break;
 800423c:	bf00      	nop
  }

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	2000000c 	.word	0x2000000c
 800424c:	165e9f81 	.word	0x165e9f81

08004250 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e041      	b.n	80042e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d106      	bne.n	800427c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7fd fec4 	bl	8002004 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3304      	adds	r3, #4
 800428c:	4619      	mov	r1, r3
 800428e:	4610      	mov	r0, r2
 8004290:	f000 fd64 	bl	8004d5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
 80042fc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d109      	bne.n	800431c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	bf0c      	ite	eq
 8004314:	2301      	moveq	r3, #1
 8004316:	2300      	movne	r3, #0
 8004318:	b2db      	uxtb	r3, r3
 800431a:	e022      	b.n	8004362 <HAL_TIM_PWM_Start_DMA+0x72>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b04      	cmp	r3, #4
 8004320:	d109      	bne.n	8004336 <HAL_TIM_PWM_Start_DMA+0x46>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	bf0c      	ite	eq
 800432e:	2301      	moveq	r3, #1
 8004330:	2300      	movne	r3, #0
 8004332:	b2db      	uxtb	r3, r3
 8004334:	e015      	b.n	8004362 <HAL_TIM_PWM_Start_DMA+0x72>
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2b08      	cmp	r3, #8
 800433a:	d109      	bne.n	8004350 <HAL_TIM_PWM_Start_DMA+0x60>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	bf0c      	ite	eq
 8004348:	2301      	moveq	r3, #1
 800434a:	2300      	movne	r3, #0
 800434c:	b2db      	uxtb	r3, r3
 800434e:	e008      	b.n	8004362 <HAL_TIM_PWM_Start_DMA+0x72>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d001      	beq.n	800436a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004366:	2302      	movs	r3, #2
 8004368:	e15d      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <HAL_TIM_PWM_Start_DMA+0x94>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b01      	cmp	r3, #1
 800437a:	bf0c      	ite	eq
 800437c:	2301      	moveq	r3, #1
 800437e:	2300      	movne	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	e022      	b.n	80043ca <HAL_TIM_PWM_Start_DMA+0xda>
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2b04      	cmp	r3, #4
 8004388:	d109      	bne.n	800439e <HAL_TIM_PWM_Start_DMA+0xae>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b01      	cmp	r3, #1
 8004394:	bf0c      	ite	eq
 8004396:	2301      	moveq	r3, #1
 8004398:	2300      	movne	r3, #0
 800439a:	b2db      	uxtb	r3, r3
 800439c:	e015      	b.n	80043ca <HAL_TIM_PWM_Start_DMA+0xda>
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d109      	bne.n	80043b8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	bf0c      	ite	eq
 80043b0:	2301      	moveq	r3, #1
 80043b2:	2300      	movne	r3, #0
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	e008      	b.n	80043ca <HAL_TIM_PWM_Start_DMA+0xda>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	bf0c      	ite	eq
 80043c4:	2301      	moveq	r3, #1
 80043c6:	2300      	movne	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d024      	beq.n	8004418 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_TIM_PWM_Start_DMA+0xea>
 80043d4:	887b      	ldrh	r3, [r7, #2]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e123      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d104      	bne.n	80043ee <HAL_TIM_PWM_Start_DMA+0xfe>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043ec:	e016      	b.n	800441c <HAL_TIM_PWM_Start_DMA+0x12c>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b04      	cmp	r3, #4
 80043f2:	d104      	bne.n	80043fe <HAL_TIM_PWM_Start_DMA+0x10e>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2202      	movs	r2, #2
 80043f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043fc:	e00e      	b.n	800441c <HAL_TIM_PWM_Start_DMA+0x12c>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b08      	cmp	r3, #8
 8004402:	d104      	bne.n	800440e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800440c:	e006      	b.n	800441c <HAL_TIM_PWM_Start_DMA+0x12c>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2202      	movs	r2, #2
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004416:	e001      	b.n	800441c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e104      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	2b0c      	cmp	r3, #12
 8004420:	f200 80ae 	bhi.w	8004580 <HAL_TIM_PWM_Start_DMA+0x290>
 8004424:	a201      	add	r2, pc, #4	@ (adr r2, 800442c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442a:	bf00      	nop
 800442c:	08004461 	.word	0x08004461
 8004430:	08004581 	.word	0x08004581
 8004434:	08004581 	.word	0x08004581
 8004438:	08004581 	.word	0x08004581
 800443c:	080044a9 	.word	0x080044a9
 8004440:	08004581 	.word	0x08004581
 8004444:	08004581 	.word	0x08004581
 8004448:	08004581 	.word	0x08004581
 800444c:	080044f1 	.word	0x080044f1
 8004450:	08004581 	.word	0x08004581
 8004454:	08004581 	.word	0x08004581
 8004458:	08004581 	.word	0x08004581
 800445c:	08004539 	.word	0x08004539
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	4a72      	ldr	r2, [pc, #456]	@ (8004630 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004466:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446c:	4a71      	ldr	r2, [pc, #452]	@ (8004634 <HAL_TIM_PWM_Start_DMA+0x344>)
 800446e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004474:	4a70      	ldr	r2, [pc, #448]	@ (8004638 <HAL_TIM_PWM_Start_DMA+0x348>)
 8004476:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3334      	adds	r3, #52	@ 0x34
 8004484:	461a      	mov	r2, r3
 8004486:	887b      	ldrh	r3, [r7, #2]
 8004488:	f7fe fb1e 	bl	8002ac8 <HAL_DMA_Start_IT>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e0c7      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68da      	ldr	r2, [r3, #12]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044a4:	60da      	str	r2, [r3, #12]
      break;
 80044a6:	e06e      	b.n	8004586 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ac:	4a60      	ldr	r2, [pc, #384]	@ (8004630 <HAL_TIM_PWM_Start_DMA+0x340>)
 80044ae:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b4:	4a5f      	ldr	r2, [pc, #380]	@ (8004634 <HAL_TIM_PWM_Start_DMA+0x344>)
 80044b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004638 <HAL_TIM_PWM_Start_DMA+0x348>)
 80044be:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80044c4:	6879      	ldr	r1, [r7, #4]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3338      	adds	r3, #56	@ 0x38
 80044cc:	461a      	mov	r2, r3
 80044ce:	887b      	ldrh	r3, [r7, #2]
 80044d0:	f7fe fafa 	bl	8002ac8 <HAL_DMA_Start_IT>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e0a3      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044ec:	60da      	str	r2, [r3, #12]
      break;
 80044ee:	e04a      	b.n	8004586 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f4:	4a4e      	ldr	r2, [pc, #312]	@ (8004630 <HAL_TIM_PWM_Start_DMA+0x340>)
 80044f6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	4a4d      	ldr	r2, [pc, #308]	@ (8004634 <HAL_TIM_PWM_Start_DMA+0x344>)
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	4a4c      	ldr	r2, [pc, #304]	@ (8004638 <HAL_TIM_PWM_Start_DMA+0x348>)
 8004506:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800450c:	6879      	ldr	r1, [r7, #4]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	333c      	adds	r3, #60	@ 0x3c
 8004514:	461a      	mov	r2, r3
 8004516:	887b      	ldrh	r3, [r7, #2]
 8004518:	f7fe fad6 	bl	8002ac8 <HAL_DMA_Start_IT>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e07f      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004534:	60da      	str	r2, [r3, #12]
      break;
 8004536:	e026      	b.n	8004586 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453c:	4a3c      	ldr	r2, [pc, #240]	@ (8004630 <HAL_TIM_PWM_Start_DMA+0x340>)
 800453e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004544:	4a3b      	ldr	r2, [pc, #236]	@ (8004634 <HAL_TIM_PWM_Start_DMA+0x344>)
 8004546:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454c:	4a3a      	ldr	r2, [pc, #232]	@ (8004638 <HAL_TIM_PWM_Start_DMA+0x348>)
 800454e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004554:	6879      	ldr	r1, [r7, #4]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3340      	adds	r3, #64	@ 0x40
 800455c:	461a      	mov	r2, r3
 800455e:	887b      	ldrh	r3, [r7, #2]
 8004560:	f7fe fab2 	bl	8002ac8 <HAL_DMA_Start_IT>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e05b      	b.n	8004626 <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800457c:	60da      	str	r2, [r3, #12]
      break;
 800457e:	e002      	b.n	8004586 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	75fb      	strb	r3, [r7, #23]
      break;
 8004584:	bf00      	nop
  }

  if (status == HAL_OK)
 8004586:	7dfb      	ldrb	r3, [r7, #23]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d14b      	bne.n	8004624 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2201      	movs	r2, #1
 8004592:	68b9      	ldr	r1, [r7, #8]
 8004594:	4618      	mov	r0, r3
 8004596:	f000 fdf3 	bl	8005180 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a27      	ldr	r2, [pc, #156]	@ (800463c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d107      	bne.n	80045b4 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045b2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a20      	ldr	r2, [pc, #128]	@ (800463c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d018      	beq.n	80045f0 <HAL_TIM_PWM_Start_DMA+0x300>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045c6:	d013      	beq.n	80045f0 <HAL_TIM_PWM_Start_DMA+0x300>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a1c      	ldr	r2, [pc, #112]	@ (8004640 <HAL_TIM_PWM_Start_DMA+0x350>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00e      	beq.n	80045f0 <HAL_TIM_PWM_Start_DMA+0x300>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004644 <HAL_TIM_PWM_Start_DMA+0x354>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d009      	beq.n	80045f0 <HAL_TIM_PWM_Start_DMA+0x300>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a19      	ldr	r2, [pc, #100]	@ (8004648 <HAL_TIM_PWM_Start_DMA+0x358>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d004      	beq.n	80045f0 <HAL_TIM_PWM_Start_DMA+0x300>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a18      	ldr	r2, [pc, #96]	@ (800464c <HAL_TIM_PWM_Start_DMA+0x35c>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d111      	bne.n	8004614 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	2b06      	cmp	r3, #6
 8004600:	d010      	beq.n	8004624 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f042 0201 	orr.w	r2, r2, #1
 8004610:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004612:	e007      	b.n	8004624 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004624:	7dfb      	ldrb	r3, [r7, #23]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	08004c4b 	.word	0x08004c4b
 8004634:	08004cf3 	.word	0x08004cf3
 8004638:	08004bb9 	.word	0x08004bb9
 800463c:	40010000 	.word	0x40010000
 8004640:	40000400 	.word	0x40000400
 8004644:	40000800 	.word	0x40000800
 8004648:	40000c00 	.word	0x40000c00
 800464c:	40014000 	.word	0x40014000

08004650 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b0c      	cmp	r3, #12
 8004662:	d855      	bhi.n	8004710 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004664:	a201      	add	r2, pc, #4	@ (adr r2, 800466c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	080046a1 	.word	0x080046a1
 8004670:	08004711 	.word	0x08004711
 8004674:	08004711 	.word	0x08004711
 8004678:	08004711 	.word	0x08004711
 800467c:	080046bd 	.word	0x080046bd
 8004680:	08004711 	.word	0x08004711
 8004684:	08004711 	.word	0x08004711
 8004688:	08004711 	.word	0x08004711
 800468c:	080046d9 	.word	0x080046d9
 8004690:	08004711 	.word	0x08004711
 8004694:	08004711 	.word	0x08004711
 8004698:	08004711 	.word	0x08004711
 800469c:	080046f5 	.word	0x080046f5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80046ae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7fe fa5f 	bl	8002b78 <HAL_DMA_Abort_IT>
      break;
 80046ba:	e02c      	b.n	8004716 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68da      	ldr	r2, [r3, #12]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046ca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7fe fa51 	bl	8002b78 <HAL_DMA_Abort_IT>
      break;
 80046d6:	e01e      	b.n	8004716 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046e6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7fe fa43 	bl	8002b78 <HAL_DMA_Abort_IT>
      break;
 80046f2:	e010      	b.n	8004716 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004702:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004708:	4618      	mov	r0, r3
 800470a:	f7fe fa35 	bl	8002b78 <HAL_DMA_Abort_IT>
      break;
 800470e:	e002      	b.n	8004716 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	73fb      	strb	r3, [r7, #15]
      break;
 8004714:	bf00      	nop
  }

  if (status == HAL_OK)
 8004716:	7bfb      	ldrb	r3, [r7, #15]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d157      	bne.n	80047cc <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2200      	movs	r2, #0
 8004722:	6839      	ldr	r1, [r7, #0]
 8004724:	4618      	mov	r0, r3
 8004726:	f000 fd2b 	bl	8005180 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a2a      	ldr	r2, [pc, #168]	@ (80047d8 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d117      	bne.n	8004764 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6a1a      	ldr	r2, [r3, #32]
 800473a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800473e:	4013      	ands	r3, r2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10f      	bne.n	8004764 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6a1a      	ldr	r2, [r3, #32]
 800474a:	f240 4344 	movw	r3, #1092	@ 0x444
 800474e:	4013      	ands	r3, r2
 8004750:	2b00      	cmp	r3, #0
 8004752:	d107      	bne.n	8004764 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004762:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6a1a      	ldr	r2, [r3, #32]
 800476a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800476e:	4013      	ands	r3, r2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10f      	bne.n	8004794 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6a1a      	ldr	r2, [r3, #32]
 800477a:	f240 4344 	movw	r3, #1092	@ 0x444
 800477e:	4013      	ands	r3, r2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d107      	bne.n	8004794 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 0201 	bic.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d104      	bne.n	80047a4 <HAL_TIM_PWM_Stop_DMA+0x154>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047a2:	e013      	b.n	80047cc <HAL_TIM_PWM_Stop_DMA+0x17c>
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d104      	bne.n	80047b4 <HAL_TIM_PWM_Stop_DMA+0x164>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047b2:	e00b      	b.n	80047cc <HAL_TIM_PWM_Stop_DMA+0x17c>
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d104      	bne.n	80047c4 <HAL_TIM_PWM_Stop_DMA+0x174>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047c2:	e003      	b.n	80047cc <HAL_TIM_PWM_Stop_DMA+0x17c>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	40010000 	.word	0x40010000

080047dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d020      	beq.n	8004840 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d01b      	beq.n	8004840 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f06f 0202 	mvn.w	r2, #2
 8004810:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d003      	beq.n	800482e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 f99e 	bl	8004b68 <HAL_TIM_IC_CaptureCallback>
 800482c:	e005      	b.n	800483a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f990 	bl	8004b54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7fd fead 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b00      	cmp	r3, #0
 8004848:	d020      	beq.n	800488c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d01b      	beq.n	800488c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f06f 0204 	mvn.w	r2, #4
 800485c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2202      	movs	r2, #2
 8004862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f978 	bl	8004b68 <HAL_TIM_IC_CaptureCallback>
 8004878:	e005      	b.n	8004886 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f96a 	bl	8004b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7fd fe87 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f003 0308 	and.w	r3, r3, #8
 8004892:	2b00      	cmp	r3, #0
 8004894:	d020      	beq.n	80048d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f003 0308 	and.w	r3, r3, #8
 800489c:	2b00      	cmp	r3, #0
 800489e:	d01b      	beq.n	80048d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0208 	mvn.w	r2, #8
 80048a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2204      	movs	r2, #4
 80048ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	69db      	ldr	r3, [r3, #28]
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f952 	bl	8004b68 <HAL_TIM_IC_CaptureCallback>
 80048c4:	e005      	b.n	80048d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f944 	bl	8004b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f7fd fe61 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f003 0310 	and.w	r3, r3, #16
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d020      	beq.n	8004924 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f003 0310 	and.w	r3, r3, #16
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01b      	beq.n	8004924 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f06f 0210 	mvn.w	r2, #16
 80048f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2208      	movs	r2, #8
 80048fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f92c 	bl	8004b68 <HAL_TIM_IC_CaptureCallback>
 8004910:	e005      	b.n	800491e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f91e 	bl	8004b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f7fd fe3b 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00c      	beq.n	8004948 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d007      	beq.n	8004948 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0201 	mvn.w	r2, #1
 8004940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f8fc 	bl	8004b40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00c      	beq.n	800496c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004958:	2b00      	cmp	r3, #0
 800495a:	d007      	beq.n	800496c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 fcfa 	bl	8005360 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00c      	beq.n	8004990 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497c:	2b00      	cmp	r3, #0
 800497e:	d007      	beq.n	8004990 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f900 	bl	8004b90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 0320 	and.w	r3, r3, #32
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00c      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0320 	and.w	r3, r3, #32
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d007      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0220 	mvn.w	r2, #32
 80049ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fccc 	bl	800534c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049b4:	bf00      	nop
 80049b6:	3710      	adds	r7, #16
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049c8:	2300      	movs	r3, #0
 80049ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d101      	bne.n	80049da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049d6:	2302      	movs	r3, #2
 80049d8:	e0ae      	b.n	8004b38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b0c      	cmp	r3, #12
 80049e6:	f200 809f 	bhi.w	8004b28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80049ea:	a201      	add	r2, pc, #4	@ (adr r2, 80049f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a25 	.word	0x08004a25
 80049f4:	08004b29 	.word	0x08004b29
 80049f8:	08004b29 	.word	0x08004b29
 80049fc:	08004b29 	.word	0x08004b29
 8004a00:	08004a65 	.word	0x08004a65
 8004a04:	08004b29 	.word	0x08004b29
 8004a08:	08004b29 	.word	0x08004b29
 8004a0c:	08004b29 	.word	0x08004b29
 8004a10:	08004aa7 	.word	0x08004aa7
 8004a14:	08004b29 	.word	0x08004b29
 8004a18:	08004b29 	.word	0x08004b29
 8004a1c:	08004b29 	.word	0x08004b29
 8004a20:	08004ae7 	.word	0x08004ae7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68b9      	ldr	r1, [r7, #8]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 fa1c 	bl	8004e68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699a      	ldr	r2, [r3, #24]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0208 	orr.w	r2, r2, #8
 8004a3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699a      	ldr	r2, [r3, #24]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0204 	bic.w	r2, r2, #4
 8004a4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6999      	ldr	r1, [r3, #24]
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	691a      	ldr	r2, [r3, #16]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	619a      	str	r2, [r3, #24]
      break;
 8004a62:	e064      	b.n	8004b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68b9      	ldr	r1, [r7, #8]
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fa62 	bl	8004f34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	699a      	ldr	r2, [r3, #24]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699a      	ldr	r2, [r3, #24]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6999      	ldr	r1, [r3, #24]
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	021a      	lsls	r2, r3, #8
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	619a      	str	r2, [r3, #24]
      break;
 8004aa4:	e043      	b.n	8004b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 faad 	bl	800500c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	69da      	ldr	r2, [r3, #28]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f042 0208 	orr.w	r2, r2, #8
 8004ac0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69da      	ldr	r2, [r3, #28]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 0204 	bic.w	r2, r2, #4
 8004ad0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69d9      	ldr	r1, [r3, #28]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	61da      	str	r2, [r3, #28]
      break;
 8004ae4:	e023      	b.n	8004b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68b9      	ldr	r1, [r7, #8]
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 faf7 	bl	80050e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	69da      	ldr	r2, [r3, #28]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	69da      	ldr	r2, [r3, #28]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69d9      	ldr	r1, [r3, #28]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	021a      	lsls	r2, r3, #8
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	61da      	str	r2, [r3, #28]
      break;
 8004b26:	e002      	b.n	8004b2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8004b2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d107      	bne.n	8004be0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bde:	e02a      	b.n	8004c36 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d107      	bne.n	8004bfa <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2202      	movs	r2, #2
 8004bee:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bf8:	e01d      	b.n	8004c36 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d107      	bne.n	8004c14 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2204      	movs	r2, #4
 8004c08:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c12:	e010      	b.n	8004c36 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d107      	bne.n	8004c2e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2208      	movs	r2, #8
 8004c22:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c2c:	e003      	b.n	8004c36 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f7ff ffb4 	bl	8004ba4 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	771a      	strb	r2, [r3, #28]
}
 8004c42:	bf00      	nop
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c56:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d10b      	bne.n	8004c7a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	69db      	ldr	r3, [r3, #28]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d136      	bne.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c78:	e031      	b.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d10b      	bne.n	8004c9c <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2202      	movs	r2, #2
 8004c88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d125      	bne.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c9a:	e020      	b.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d10b      	bne.n	8004cbe <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2204      	movs	r2, #4
 8004caa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d114      	bne.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cbc:	e00f      	b.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d10a      	bne.n	8004cde <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2208      	movs	r2, #8
 8004ccc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d103      	bne.n	8004cde <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7fd fc58 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	771a      	strb	r2, [r3, #28]
}
 8004cea:	bf00      	nop
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfe:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d103      	bne.n	8004d12 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	771a      	strb	r2, [r3, #28]
 8004d10:	e019      	b.n	8004d46 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d103      	bne.n	8004d24 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	771a      	strb	r2, [r3, #28]
 8004d22:	e010      	b.n	8004d46 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d103      	bne.n	8004d36 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2204      	movs	r2, #4
 8004d32:	771a      	strb	r2, [r3, #28]
 8004d34:	e007      	b.n	8004d46 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d102      	bne.n	8004d46 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2208      	movs	r2, #8
 8004d44:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f7ff ff18 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	771a      	strb	r2, [r3, #28]
}
 8004d52:	bf00      	nop
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a37      	ldr	r2, [pc, #220]	@ (8004e4c <TIM_Base_SetConfig+0xf0>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00f      	beq.n	8004d94 <TIM_Base_SetConfig+0x38>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d7a:	d00b      	beq.n	8004d94 <TIM_Base_SetConfig+0x38>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a34      	ldr	r2, [pc, #208]	@ (8004e50 <TIM_Base_SetConfig+0xf4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d007      	beq.n	8004d94 <TIM_Base_SetConfig+0x38>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a33      	ldr	r2, [pc, #204]	@ (8004e54 <TIM_Base_SetConfig+0xf8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d003      	beq.n	8004d94 <TIM_Base_SetConfig+0x38>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a32      	ldr	r2, [pc, #200]	@ (8004e58 <TIM_Base_SetConfig+0xfc>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d108      	bne.n	8004da6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a28      	ldr	r2, [pc, #160]	@ (8004e4c <TIM_Base_SetConfig+0xf0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d01b      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db4:	d017      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a25      	ldr	r2, [pc, #148]	@ (8004e50 <TIM_Base_SetConfig+0xf4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d013      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a24      	ldr	r2, [pc, #144]	@ (8004e54 <TIM_Base_SetConfig+0xf8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d00f      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a23      	ldr	r2, [pc, #140]	@ (8004e58 <TIM_Base_SetConfig+0xfc>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d00b      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a22      	ldr	r2, [pc, #136]	@ (8004e5c <TIM_Base_SetConfig+0x100>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d007      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a21      	ldr	r2, [pc, #132]	@ (8004e60 <TIM_Base_SetConfig+0x104>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d003      	beq.n	8004de6 <TIM_Base_SetConfig+0x8a>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a20      	ldr	r2, [pc, #128]	@ (8004e64 <TIM_Base_SetConfig+0x108>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d108      	bne.n	8004df8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	689a      	ldr	r2, [r3, #8]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a0c      	ldr	r2, [pc, #48]	@ (8004e4c <TIM_Base_SetConfig+0xf0>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d103      	bne.n	8004e26 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f043 0204 	orr.w	r2, r3, #4
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	601a      	str	r2, [r3, #0]
}
 8004e3e:	bf00      	nop
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	40010000 	.word	0x40010000
 8004e50:	40000400 	.word	0x40000400
 8004e54:	40000800 	.word	0x40000800
 8004e58:	40000c00 	.word	0x40000c00
 8004e5c:	40014000 	.word	0x40014000
 8004e60:	40014400 	.word	0x40014400
 8004e64:	40014800 	.word	0x40014800

08004e68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	f023 0201 	bic.w	r2, r3, #1
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0303 	bic.w	r3, r3, #3
 8004e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	f023 0302 	bic.w	r3, r3, #2
 8004eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8004f30 <TIM_OC1_SetConfig+0xc8>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d10c      	bne.n	8004ede <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f023 0308 	bic.w	r3, r3, #8
 8004eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	f023 0304 	bic.w	r3, r3, #4
 8004edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a13      	ldr	r2, [pc, #76]	@ (8004f30 <TIM_OC1_SetConfig+0xc8>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d111      	bne.n	8004f0a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	621a      	str	r2, [r3, #32]
}
 8004f24:	bf00      	nop
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40010000 	.word	0x40010000

08004f34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b087      	sub	sp, #28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f023 0210 	bic.w	r2, r3, #16
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	021b      	lsls	r3, r3, #8
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	f023 0320 	bic.w	r3, r3, #32
 8004f7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	011b      	lsls	r3, r3, #4
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a1e      	ldr	r2, [pc, #120]	@ (8005008 <TIM_OC2_SetConfig+0xd4>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d10d      	bne.n	8004fb0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	011b      	lsls	r3, r3, #4
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a15      	ldr	r2, [pc, #84]	@ (8005008 <TIM_OC2_SetConfig+0xd4>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d113      	bne.n	8004fe0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	621a      	str	r2, [r3, #32]
}
 8004ffa:	bf00      	nop
 8004ffc:	371c      	adds	r7, #28
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	40010000 	.word	0x40010000

0800500c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800503a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 0303 	bic.w	r3, r3, #3
 8005042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	021b      	lsls	r3, r3, #8
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	4313      	orrs	r3, r2
 8005060:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a1d      	ldr	r2, [pc, #116]	@ (80050dc <TIM_OC3_SetConfig+0xd0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d10d      	bne.n	8005086 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005070:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	021b      	lsls	r3, r3, #8
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	4313      	orrs	r3, r2
 800507c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005084:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a14      	ldr	r2, [pc, #80]	@ (80050dc <TIM_OC3_SetConfig+0xd0>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d113      	bne.n	80050b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005094:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800509c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	011b      	lsls	r3, r3, #4
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	011b      	lsls	r3, r3, #4
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	621a      	str	r2, [r3, #32]
}
 80050d0:	bf00      	nop
 80050d2:	371c      	adds	r7, #28
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr
 80050dc:	40010000 	.word	0x40010000

080050e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b087      	sub	sp, #28
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800510e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	021b      	lsls	r3, r3, #8
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	4313      	orrs	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800512a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	031b      	lsls	r3, r3, #12
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a10      	ldr	r2, [pc, #64]	@ (800517c <TIM_OC4_SetConfig+0x9c>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d109      	bne.n	8005154 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005146:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	695b      	ldr	r3, [r3, #20]
 800514c:	019b      	lsls	r3, r3, #6
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	4313      	orrs	r3, r2
 8005152:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	621a      	str	r2, [r3, #32]
}
 800516e:	bf00      	nop
 8005170:	371c      	adds	r7, #28
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	40010000 	.word	0x40010000

08005180 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f003 031f 	and.w	r3, r3, #31
 8005192:	2201      	movs	r2, #1
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a1a      	ldr	r2, [r3, #32]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	43db      	mvns	r3, r3
 80051a2:	401a      	ands	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a1a      	ldr	r2, [r3, #32]
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	f003 031f 	and.w	r3, r3, #31
 80051b2:	6879      	ldr	r1, [r7, #4]
 80051b4:	fa01 f303 	lsl.w	r3, r1, r3
 80051b8:	431a      	orrs	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	621a      	str	r2, [r3, #32]
}
 80051be:	bf00      	nop
 80051c0:	371c      	adds	r7, #28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
	...

080051cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d101      	bne.n	80051e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051e0:	2302      	movs	r3, #2
 80051e2:	e050      	b.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800520a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a1c      	ldr	r2, [pc, #112]	@ (8005294 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d018      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005230:	d013      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a18      	ldr	r2, [pc, #96]	@ (8005298 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d00e      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a16      	ldr	r2, [pc, #88]	@ (800529c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d009      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a15      	ldr	r2, [pc, #84]	@ (80052a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d004      	beq.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a13      	ldr	r2, [pc, #76]	@ (80052a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d10c      	bne.n	8005274 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005260:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	4313      	orrs	r3, r2
 800526a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40010000 	.word	0x40010000
 8005298:	40000400 	.word	0x40000400
 800529c:	40000800 	.word	0x40000800
 80052a0:	40000c00 	.word	0x40000c00
 80052a4:	40014000 	.word	0x40014000

080052a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80052b2:	2300      	movs	r3, #0
 80052b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d101      	bne.n	80052c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052c0:	2302      	movs	r3, #2
 80052c2:	e03d      	b.n	8005340 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e042      	b.n	800540c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fc fefa 	bl	8002194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2224      	movs	r2, #36	@ 0x24
 80053a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f82b 	bl	8005414 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	695a      	ldr	r2, [r3, #20]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2200      	movs	r2, #0
 8005408:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005418:	b0c0      	sub	sp, #256	@ 0x100
 800541a:	af00      	add	r7, sp, #0
 800541c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800542c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005430:	68d9      	ldr	r1, [r3, #12]
 8005432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	ea40 0301 	orr.w	r3, r0, r1
 800543c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800543e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	431a      	orrs	r2, r3
 800544c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	431a      	orrs	r2, r3
 8005454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	4313      	orrs	r3, r2
 800545c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800546c:	f021 010c 	bic.w	r1, r1, #12
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800547a:	430b      	orrs	r3, r1
 800547c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800547e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800548a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800548e:	6999      	ldr	r1, [r3, #24]
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	ea40 0301 	orr.w	r3, r0, r1
 800549a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	4b8f      	ldr	r3, [pc, #572]	@ (80056e0 <UART_SetConfig+0x2cc>)
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d005      	beq.n	80054b4 <UART_SetConfig+0xa0>
 80054a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	4b8d      	ldr	r3, [pc, #564]	@ (80056e4 <UART_SetConfig+0x2d0>)
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d104      	bne.n	80054be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054b4:	f7fe fc0e 	bl	8003cd4 <HAL_RCC_GetPCLK2Freq>
 80054b8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80054bc:	e003      	b.n	80054c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054be:	f7fe fbf5 	bl	8003cac <HAL_RCC_GetPCLK1Freq>
 80054c2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ca:	69db      	ldr	r3, [r3, #28]
 80054cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054d0:	f040 810c 	bne.w	80056ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054d8:	2200      	movs	r2, #0
 80054da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80054de:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80054e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80054e6:	4622      	mov	r2, r4
 80054e8:	462b      	mov	r3, r5
 80054ea:	1891      	adds	r1, r2, r2
 80054ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80054ee:	415b      	adcs	r3, r3
 80054f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80054f6:	4621      	mov	r1, r4
 80054f8:	eb12 0801 	adds.w	r8, r2, r1
 80054fc:	4629      	mov	r1, r5
 80054fe:	eb43 0901 	adc.w	r9, r3, r1
 8005502:	f04f 0200 	mov.w	r2, #0
 8005506:	f04f 0300 	mov.w	r3, #0
 800550a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800550e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005512:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005516:	4690      	mov	r8, r2
 8005518:	4699      	mov	r9, r3
 800551a:	4623      	mov	r3, r4
 800551c:	eb18 0303 	adds.w	r3, r8, r3
 8005520:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005524:	462b      	mov	r3, r5
 8005526:	eb49 0303 	adc.w	r3, r9, r3
 800552a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800552e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800553a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800553e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005542:	460b      	mov	r3, r1
 8005544:	18db      	adds	r3, r3, r3
 8005546:	653b      	str	r3, [r7, #80]	@ 0x50
 8005548:	4613      	mov	r3, r2
 800554a:	eb42 0303 	adc.w	r3, r2, r3
 800554e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005550:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005554:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005558:	f7fa fe3c 	bl	80001d4 <__aeabi_uldivmod>
 800555c:	4602      	mov	r2, r0
 800555e:	460b      	mov	r3, r1
 8005560:	4b61      	ldr	r3, [pc, #388]	@ (80056e8 <UART_SetConfig+0x2d4>)
 8005562:	fba3 2302 	umull	r2, r3, r3, r2
 8005566:	095b      	lsrs	r3, r3, #5
 8005568:	011c      	lsls	r4, r3, #4
 800556a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800556e:	2200      	movs	r2, #0
 8005570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005574:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005578:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800557c:	4642      	mov	r2, r8
 800557e:	464b      	mov	r3, r9
 8005580:	1891      	adds	r1, r2, r2
 8005582:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005584:	415b      	adcs	r3, r3
 8005586:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005588:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800558c:	4641      	mov	r1, r8
 800558e:	eb12 0a01 	adds.w	sl, r2, r1
 8005592:	4649      	mov	r1, r9
 8005594:	eb43 0b01 	adc.w	fp, r3, r1
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 0300 	mov.w	r3, #0
 80055a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055ac:	4692      	mov	sl, r2
 80055ae:	469b      	mov	fp, r3
 80055b0:	4643      	mov	r3, r8
 80055b2:	eb1a 0303 	adds.w	r3, sl, r3
 80055b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055ba:	464b      	mov	r3, r9
 80055bc:	eb4b 0303 	adc.w	r3, fp, r3
 80055c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80055c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80055d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80055d8:	460b      	mov	r3, r1
 80055da:	18db      	adds	r3, r3, r3
 80055dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80055de:	4613      	mov	r3, r2
 80055e0:	eb42 0303 	adc.w	r3, r2, r3
 80055e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80055e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80055ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80055ee:	f7fa fdf1 	bl	80001d4 <__aeabi_uldivmod>
 80055f2:	4602      	mov	r2, r0
 80055f4:	460b      	mov	r3, r1
 80055f6:	4611      	mov	r1, r2
 80055f8:	4b3b      	ldr	r3, [pc, #236]	@ (80056e8 <UART_SetConfig+0x2d4>)
 80055fa:	fba3 2301 	umull	r2, r3, r3, r1
 80055fe:	095b      	lsrs	r3, r3, #5
 8005600:	2264      	movs	r2, #100	@ 0x64
 8005602:	fb02 f303 	mul.w	r3, r2, r3
 8005606:	1acb      	subs	r3, r1, r3
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800560e:	4b36      	ldr	r3, [pc, #216]	@ (80056e8 <UART_SetConfig+0x2d4>)
 8005610:	fba3 2302 	umull	r2, r3, r3, r2
 8005614:	095b      	lsrs	r3, r3, #5
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800561c:	441c      	add	r4, r3
 800561e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005622:	2200      	movs	r2, #0
 8005624:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005628:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800562c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005630:	4642      	mov	r2, r8
 8005632:	464b      	mov	r3, r9
 8005634:	1891      	adds	r1, r2, r2
 8005636:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005638:	415b      	adcs	r3, r3
 800563a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800563c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005640:	4641      	mov	r1, r8
 8005642:	1851      	adds	r1, r2, r1
 8005644:	6339      	str	r1, [r7, #48]	@ 0x30
 8005646:	4649      	mov	r1, r9
 8005648:	414b      	adcs	r3, r1
 800564a:	637b      	str	r3, [r7, #52]	@ 0x34
 800564c:	f04f 0200 	mov.w	r2, #0
 8005650:	f04f 0300 	mov.w	r3, #0
 8005654:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005658:	4659      	mov	r1, fp
 800565a:	00cb      	lsls	r3, r1, #3
 800565c:	4651      	mov	r1, sl
 800565e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005662:	4651      	mov	r1, sl
 8005664:	00ca      	lsls	r2, r1, #3
 8005666:	4610      	mov	r0, r2
 8005668:	4619      	mov	r1, r3
 800566a:	4603      	mov	r3, r0
 800566c:	4642      	mov	r2, r8
 800566e:	189b      	adds	r3, r3, r2
 8005670:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005674:	464b      	mov	r3, r9
 8005676:	460a      	mov	r2, r1
 8005678:	eb42 0303 	adc.w	r3, r2, r3
 800567c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800568c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005690:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005694:	460b      	mov	r3, r1
 8005696:	18db      	adds	r3, r3, r3
 8005698:	62bb      	str	r3, [r7, #40]	@ 0x28
 800569a:	4613      	mov	r3, r2
 800569c:	eb42 0303 	adc.w	r3, r2, r3
 80056a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056aa:	f7fa fd93 	bl	80001d4 <__aeabi_uldivmod>
 80056ae:	4602      	mov	r2, r0
 80056b0:	460b      	mov	r3, r1
 80056b2:	4b0d      	ldr	r3, [pc, #52]	@ (80056e8 <UART_SetConfig+0x2d4>)
 80056b4:	fba3 1302 	umull	r1, r3, r3, r2
 80056b8:	095b      	lsrs	r3, r3, #5
 80056ba:	2164      	movs	r1, #100	@ 0x64
 80056bc:	fb01 f303 	mul.w	r3, r1, r3
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	3332      	adds	r3, #50	@ 0x32
 80056c6:	4a08      	ldr	r2, [pc, #32]	@ (80056e8 <UART_SetConfig+0x2d4>)
 80056c8:	fba2 2303 	umull	r2, r3, r2, r3
 80056cc:	095b      	lsrs	r3, r3, #5
 80056ce:	f003 0207 	and.w	r2, r3, #7
 80056d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4422      	add	r2, r4
 80056da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056dc:	e106      	b.n	80058ec <UART_SetConfig+0x4d8>
 80056de:	bf00      	nop
 80056e0:	40011000 	.word	0x40011000
 80056e4:	40011400 	.word	0x40011400
 80056e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056f0:	2200      	movs	r2, #0
 80056f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80056f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80056fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80056fe:	4642      	mov	r2, r8
 8005700:	464b      	mov	r3, r9
 8005702:	1891      	adds	r1, r2, r2
 8005704:	6239      	str	r1, [r7, #32]
 8005706:	415b      	adcs	r3, r3
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
 800570a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800570e:	4641      	mov	r1, r8
 8005710:	1854      	adds	r4, r2, r1
 8005712:	4649      	mov	r1, r9
 8005714:	eb43 0501 	adc.w	r5, r3, r1
 8005718:	f04f 0200 	mov.w	r2, #0
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	00eb      	lsls	r3, r5, #3
 8005722:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005726:	00e2      	lsls	r2, r4, #3
 8005728:	4614      	mov	r4, r2
 800572a:	461d      	mov	r5, r3
 800572c:	4643      	mov	r3, r8
 800572e:	18e3      	adds	r3, r4, r3
 8005730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005734:	464b      	mov	r3, r9
 8005736:	eb45 0303 	adc.w	r3, r5, r3
 800573a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800573e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800574a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800574e:	f04f 0200 	mov.w	r2, #0
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800575a:	4629      	mov	r1, r5
 800575c:	008b      	lsls	r3, r1, #2
 800575e:	4621      	mov	r1, r4
 8005760:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005764:	4621      	mov	r1, r4
 8005766:	008a      	lsls	r2, r1, #2
 8005768:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800576c:	f7fa fd32 	bl	80001d4 <__aeabi_uldivmod>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	4b60      	ldr	r3, [pc, #384]	@ (80058f8 <UART_SetConfig+0x4e4>)
 8005776:	fba3 2302 	umull	r2, r3, r3, r2
 800577a:	095b      	lsrs	r3, r3, #5
 800577c:	011c      	lsls	r4, r3, #4
 800577e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005782:	2200      	movs	r2, #0
 8005784:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005788:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800578c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005790:	4642      	mov	r2, r8
 8005792:	464b      	mov	r3, r9
 8005794:	1891      	adds	r1, r2, r2
 8005796:	61b9      	str	r1, [r7, #24]
 8005798:	415b      	adcs	r3, r3
 800579a:	61fb      	str	r3, [r7, #28]
 800579c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057a0:	4641      	mov	r1, r8
 80057a2:	1851      	adds	r1, r2, r1
 80057a4:	6139      	str	r1, [r7, #16]
 80057a6:	4649      	mov	r1, r9
 80057a8:	414b      	adcs	r3, r1
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057b8:	4659      	mov	r1, fp
 80057ba:	00cb      	lsls	r3, r1, #3
 80057bc:	4651      	mov	r1, sl
 80057be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057c2:	4651      	mov	r1, sl
 80057c4:	00ca      	lsls	r2, r1, #3
 80057c6:	4610      	mov	r0, r2
 80057c8:	4619      	mov	r1, r3
 80057ca:	4603      	mov	r3, r0
 80057cc:	4642      	mov	r2, r8
 80057ce:	189b      	adds	r3, r3, r2
 80057d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80057d4:	464b      	mov	r3, r9
 80057d6:	460a      	mov	r2, r1
 80057d8:	eb42 0303 	adc.w	r3, r2, r3
 80057dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80057e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80057ec:	f04f 0200 	mov.w	r2, #0
 80057f0:	f04f 0300 	mov.w	r3, #0
 80057f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80057f8:	4649      	mov	r1, r9
 80057fa:	008b      	lsls	r3, r1, #2
 80057fc:	4641      	mov	r1, r8
 80057fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005802:	4641      	mov	r1, r8
 8005804:	008a      	lsls	r2, r1, #2
 8005806:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800580a:	f7fa fce3 	bl	80001d4 <__aeabi_uldivmod>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	4611      	mov	r1, r2
 8005814:	4b38      	ldr	r3, [pc, #224]	@ (80058f8 <UART_SetConfig+0x4e4>)
 8005816:	fba3 2301 	umull	r2, r3, r3, r1
 800581a:	095b      	lsrs	r3, r3, #5
 800581c:	2264      	movs	r2, #100	@ 0x64
 800581e:	fb02 f303 	mul.w	r3, r2, r3
 8005822:	1acb      	subs	r3, r1, r3
 8005824:	011b      	lsls	r3, r3, #4
 8005826:	3332      	adds	r3, #50	@ 0x32
 8005828:	4a33      	ldr	r2, [pc, #204]	@ (80058f8 <UART_SetConfig+0x4e4>)
 800582a:	fba2 2303 	umull	r2, r3, r2, r3
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005834:	441c      	add	r4, r3
 8005836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800583a:	2200      	movs	r2, #0
 800583c:	673b      	str	r3, [r7, #112]	@ 0x70
 800583e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005840:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005844:	4642      	mov	r2, r8
 8005846:	464b      	mov	r3, r9
 8005848:	1891      	adds	r1, r2, r2
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	415b      	adcs	r3, r3
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005854:	4641      	mov	r1, r8
 8005856:	1851      	adds	r1, r2, r1
 8005858:	6039      	str	r1, [r7, #0]
 800585a:	4649      	mov	r1, r9
 800585c:	414b      	adcs	r3, r1
 800585e:	607b      	str	r3, [r7, #4]
 8005860:	f04f 0200 	mov.w	r2, #0
 8005864:	f04f 0300 	mov.w	r3, #0
 8005868:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800586c:	4659      	mov	r1, fp
 800586e:	00cb      	lsls	r3, r1, #3
 8005870:	4651      	mov	r1, sl
 8005872:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005876:	4651      	mov	r1, sl
 8005878:	00ca      	lsls	r2, r1, #3
 800587a:	4610      	mov	r0, r2
 800587c:	4619      	mov	r1, r3
 800587e:	4603      	mov	r3, r0
 8005880:	4642      	mov	r2, r8
 8005882:	189b      	adds	r3, r3, r2
 8005884:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005886:	464b      	mov	r3, r9
 8005888:	460a      	mov	r2, r1
 800588a:	eb42 0303 	adc.w	r3, r2, r3
 800588e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	663b      	str	r3, [r7, #96]	@ 0x60
 800589a:	667a      	str	r2, [r7, #100]	@ 0x64
 800589c:	f04f 0200 	mov.w	r2, #0
 80058a0:	f04f 0300 	mov.w	r3, #0
 80058a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80058a8:	4649      	mov	r1, r9
 80058aa:	008b      	lsls	r3, r1, #2
 80058ac:	4641      	mov	r1, r8
 80058ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058b2:	4641      	mov	r1, r8
 80058b4:	008a      	lsls	r2, r1, #2
 80058b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80058ba:	f7fa fc8b 	bl	80001d4 <__aeabi_uldivmod>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4b0d      	ldr	r3, [pc, #52]	@ (80058f8 <UART_SetConfig+0x4e4>)
 80058c4:	fba3 1302 	umull	r1, r3, r3, r2
 80058c8:	095b      	lsrs	r3, r3, #5
 80058ca:	2164      	movs	r1, #100	@ 0x64
 80058cc:	fb01 f303 	mul.w	r3, r1, r3
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	011b      	lsls	r3, r3, #4
 80058d4:	3332      	adds	r3, #50	@ 0x32
 80058d6:	4a08      	ldr	r2, [pc, #32]	@ (80058f8 <UART_SetConfig+0x4e4>)
 80058d8:	fba2 2303 	umull	r2, r3, r2, r3
 80058dc:	095b      	lsrs	r3, r3, #5
 80058de:	f003 020f 	and.w	r2, r3, #15
 80058e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4422      	add	r2, r4
 80058ea:	609a      	str	r2, [r3, #8]
}
 80058ec:	bf00      	nop
 80058ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80058f2:	46bd      	mov	sp, r7
 80058f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058f8:	51eb851f 	.word	0x51eb851f

080058fc <memset>:
 80058fc:	4402      	add	r2, r0
 80058fe:	4603      	mov	r3, r0
 8005900:	4293      	cmp	r3, r2
 8005902:	d100      	bne.n	8005906 <memset+0xa>
 8005904:	4770      	bx	lr
 8005906:	f803 1b01 	strb.w	r1, [r3], #1
 800590a:	e7f9      	b.n	8005900 <memset+0x4>

0800590c <__libc_init_array>:
 800590c:	b570      	push	{r4, r5, r6, lr}
 800590e:	4d0d      	ldr	r5, [pc, #52]	@ (8005944 <__libc_init_array+0x38>)
 8005910:	4c0d      	ldr	r4, [pc, #52]	@ (8005948 <__libc_init_array+0x3c>)
 8005912:	1b64      	subs	r4, r4, r5
 8005914:	10a4      	asrs	r4, r4, #2
 8005916:	2600      	movs	r6, #0
 8005918:	42a6      	cmp	r6, r4
 800591a:	d109      	bne.n	8005930 <__libc_init_array+0x24>
 800591c:	4d0b      	ldr	r5, [pc, #44]	@ (800594c <__libc_init_array+0x40>)
 800591e:	4c0c      	ldr	r4, [pc, #48]	@ (8005950 <__libc_init_array+0x44>)
 8005920:	f000 f818 	bl	8005954 <_init>
 8005924:	1b64      	subs	r4, r4, r5
 8005926:	10a4      	asrs	r4, r4, #2
 8005928:	2600      	movs	r6, #0
 800592a:	42a6      	cmp	r6, r4
 800592c:	d105      	bne.n	800593a <__libc_init_array+0x2e>
 800592e:	bd70      	pop	{r4, r5, r6, pc}
 8005930:	f855 3b04 	ldr.w	r3, [r5], #4
 8005934:	4798      	blx	r3
 8005936:	3601      	adds	r6, #1
 8005938:	e7ee      	b.n	8005918 <__libc_init_array+0xc>
 800593a:	f855 3b04 	ldr.w	r3, [r5], #4
 800593e:	4798      	blx	r3
 8005940:	3601      	adds	r6, #1
 8005942:	e7f2      	b.n	800592a <__libc_init_array+0x1e>
 8005944:	08005c28 	.word	0x08005c28
 8005948:	08005c28 	.word	0x08005c28
 800594c:	08005c28 	.word	0x08005c28
 8005950:	08005c2c 	.word	0x08005c2c

08005954 <_init>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	bf00      	nop
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr

08005960 <_fini>:
 8005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005962:	bf00      	nop
 8005964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005966:	bc08      	pop	{r3}
 8005968:	469e      	mov	lr, r3
 800596a:	4770      	bx	lr
