Simulator report for lab4
Mon Oct 07 12:45:03 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 131 nodes    ;
; Simulation Coverage         ;      64.03 % ;
; Total Number of Transitions ; 1205         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.03 % ;
; Total nodes checked                                 ; 131          ;
; Total output ports checked                          ; 139          ;
; Total output ports with complete 1/0-value coverage ; 89           ;
; Total output ports with no 1/0-value coverage       ; 50           ;
; Total output ports with no 1-value coverage         ; 50           ;
; Total output ports with no 0-value coverage         ; 50           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                              ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |control|clk                                                                                                               ; |control|clk                                                                                                                  ; out              ;
; |control|MemoryData[7]                                                                                                     ; |control|MemoryData[7]                                                                                                        ; out              ;
; |control|MemoryData[6]                                                                                                     ; |control|MemoryData[6]                                                                                                        ; out              ;
; |control|MemoryData[5]                                                                                                     ; |control|MemoryData[5]                                                                                                        ; out              ;
; |control|MemoryData[4]                                                                                                     ; |control|MemoryData[4]                                                                                                        ; out              ;
; |control|MemoryData[3]                                                                                                     ; |control|MemoryData[3]                                                                                                        ; out              ;
; |control|MemoryData[2]                                                                                                     ; |control|MemoryData[2]                                                                                                        ; out              ;
; |control|MemoryData[1]                                                                                                     ; |control|MemoryData[1]                                                                                                        ; out              ;
; |control|MemoryData[0]                                                                                                     ; |control|MemoryData[0]                                                                                                        ; out              ;
; |control|COMCLK                                                                                                            ; |control|COMCLK                                                                                                               ; pin_out          ;
; |control|Test_JMP2                                                                                                         ; |control|Test_JMP2                                                                                                            ; pin_out          ;
; |control|IPCLK[1]                                                                                                          ; |control|IPCLK[1]                                                                                                             ; pin_out          ;
; |control|IPCLK[0]                                                                                                          ; |control|IPCLK[0]                                                                                                             ; pin_out          ;
; |control|MemoryAddr[7]                                                                                                     ; |control|MemoryAddr[7]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[6]                                                                                                     ; |control|MemoryAddr[6]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[5]                                                                                                     ; |control|MemoryAddr[5]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[4]                                                                                                     ; |control|MemoryAddr[4]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[3]                                                                                                     ; |control|MemoryAddr[3]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[2]                                                                                                     ; |control|MemoryAddr[2]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[1]                                                                                                     ; |control|MemoryAddr[1]                                                                                                        ; pin_out          ;
; |control|MemoryAddr[0]                                                                                                     ; |control|MemoryAddr[0]                                                                                                        ; pin_out          ;
; |control|inst3                                                                                                             ; |control|inst3                                                                                                                ; out0             ;
; |control|TestData[7]                                                                                                       ; |control|TestData[7]                                                                                                          ; pin_out          ;
; |control|TestData[6]                                                                                                       ; |control|TestData[6]                                                                                                          ; pin_out          ;
; |control|TestData[5]                                                                                                       ; |control|TestData[5]                                                                                                          ; pin_out          ;
; |control|TestData[4]                                                                                                       ; |control|TestData[4]                                                                                                          ; pin_out          ;
; |control|TestData[3]                                                                                                       ; |control|TestData[3]                                                                                                          ; pin_out          ;
; |control|TestData[2]                                                                                                       ; |control|TestData[2]                                                                                                          ; pin_out          ;
; |control|TestData[1]                                                                                                       ; |control|TestData[1]                                                                                                          ; pin_out          ;
; |control|TestData[0]                                                                                                       ; |control|TestData[0]                                                                                                          ; pin_out          ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT       ; cout             ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7         ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7            ; sumout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[5]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[4]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[3]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[2]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[1]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                     ; regout           ;
; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[0]       ; |control|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                     ; regout           ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                           ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                              ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                             ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                ; out0             ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                               ; |control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0   ; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0      ; sumout           ;
; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0   ; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1   ; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1      ; sumout           ;
; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1] ; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]               ; regout           ;
; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0] ; |control|ClkRouter:inst1|lpm_counter6:inst3|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]               ; regout           ;
; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|w_anode15w[2]          ; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|w_anode15w[2]             ; out0             ;
; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|w_anode1w[2]           ; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|w_anode1w[2]              ; out0             ;
; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|w_anode24w[2]          ; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|w_anode24w[2]             ; out0             ;
; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[2]              ; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[2]                 ; regout           ;
; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[1]              ; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[1]                 ; regout           ;
; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]              ; |control|ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]                 ; regout           ;
; |control|CommandDecoder:inst16|inst2                                                                                       ; |control|CommandDecoder:inst16|inst2                                                                                          ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |control|RonClk                                                                                                         ; |control|RonClk                                                                                                         ; pin_out          ;
; |control|RonIN[7]                                                                                                       ; |control|RonIN[7]                                                                                                       ; out              ;
; |control|RonIN[6]                                                                                                       ; |control|RonIN[6]                                                                                                       ; out              ;
; |control|RonIN[5]                                                                                                       ; |control|RonIN[5]                                                                                                       ; out              ;
; |control|RonIN[4]                                                                                                       ; |control|RonIN[4]                                                                                                       ; out              ;
; |control|RonIN[3]                                                                                                       ; |control|RonIN[3]                                                                                                       ; out              ;
; |control|RonIN[2]                                                                                                       ; |control|RonIN[2]                                                                                                       ; out              ;
; |control|RonIN[1]                                                                                                       ; |control|RonIN[1]                                                                                                       ; out              ;
; |control|RonIN[0]                                                                                                       ; |control|RonIN[0]                                                                                                       ; out              ;
; |control|Memory_R/W                                                                                                     ; |control|Memory_R/W                                                                                                     ; pin_out          ;
; |control|Memory_Rom/Ram                                                                                                 ; |control|Memory_Rom/Ram                                                                                                 ; pin_out          ;
; |control|MemoryDataOut[7]                                                                                               ; |control|MemoryDataOut[7]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[6]                                                                                               ; |control|MemoryDataOut[6]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[5]                                                                                               ; |control|MemoryDataOut[5]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[4]                                                                                               ; |control|MemoryDataOut[4]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[3]                                                                                               ; |control|MemoryDataOut[3]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[2]                                                                                               ; |control|MemoryDataOut[2]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[1]                                                                                               ; |control|MemoryDataOut[1]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[0]                                                                                               ; |control|MemoryDataOut[0]                                                                                               ; pin_out          ;
; |control|RonAddr[1]                                                                                                     ; |control|RonAddr[1]                                                                                                     ; pin_out          ;
; |control|RonAddr[0]                                                                                                     ; |control|RonAddr[0]                                                                                                     ; pin_out          ;
; |control|TestCommand[7]                                                                                                 ; |control|TestCommand[7]                                                                                                 ; pin_out          ;
; |control|TestCommand[6]                                                                                                 ; |control|TestCommand[6]                                                                                                 ; pin_out          ;
; |control|TestCommand[5]                                                                                                 ; |control|TestCommand[5]                                                                                                 ; pin_out          ;
; |control|TestCommand[4]                                                                                                 ; |control|TestCommand[4]                                                                                                 ; pin_out          ;
; |control|TestCommand[3]                                                                                                 ; |control|TestCommand[3]                                                                                                 ; pin_out          ;
; |control|TestCommand[2]                                                                                                 ; |control|TestCommand[2]                                                                                                 ; pin_out          ;
; |control|TestCommand[1]                                                                                                 ; |control|TestCommand[1]                                                                                                 ; pin_out          ;
; |control|TestCommand[0]                                                                                                 ; |control|TestCommand[0]                                                                                                 ; pin_out          ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                        ; out0             ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; regout           ;
; |control|CommandDecoder:inst16|inst3                                                                                    ; |control|CommandDecoder:inst16|inst3                                                                                    ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |control|RonClk                                                                                                         ; |control|RonClk                                                                                                         ; pin_out          ;
; |control|RonIN[7]                                                                                                       ; |control|RonIN[7]                                                                                                       ; out              ;
; |control|RonIN[6]                                                                                                       ; |control|RonIN[6]                                                                                                       ; out              ;
; |control|RonIN[5]                                                                                                       ; |control|RonIN[5]                                                                                                       ; out              ;
; |control|RonIN[4]                                                                                                       ; |control|RonIN[4]                                                                                                       ; out              ;
; |control|RonIN[3]                                                                                                       ; |control|RonIN[3]                                                                                                       ; out              ;
; |control|RonIN[2]                                                                                                       ; |control|RonIN[2]                                                                                                       ; out              ;
; |control|RonIN[1]                                                                                                       ; |control|RonIN[1]                                                                                                       ; out              ;
; |control|RonIN[0]                                                                                                       ; |control|RonIN[0]                                                                                                       ; out              ;
; |control|Memory_R/W                                                                                                     ; |control|Memory_R/W                                                                                                     ; pin_out          ;
; |control|Memory_Rom/Ram                                                                                                 ; |control|Memory_Rom/Ram                                                                                                 ; pin_out          ;
; |control|MemoryDataOut[7]                                                                                               ; |control|MemoryDataOut[7]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[6]                                                                                               ; |control|MemoryDataOut[6]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[5]                                                                                               ; |control|MemoryDataOut[5]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[4]                                                                                               ; |control|MemoryDataOut[4]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[3]                                                                                               ; |control|MemoryDataOut[3]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[2]                                                                                               ; |control|MemoryDataOut[2]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[1]                                                                                               ; |control|MemoryDataOut[1]                                                                                               ; pin_out          ;
; |control|MemoryDataOut[0]                                                                                               ; |control|MemoryDataOut[0]                                                                                               ; pin_out          ;
; |control|RonAddr[1]                                                                                                     ; |control|RonAddr[1]                                                                                                     ; pin_out          ;
; |control|RonAddr[0]                                                                                                     ; |control|RonAddr[0]                                                                                                     ; pin_out          ;
; |control|TestCommand[7]                                                                                                 ; |control|TestCommand[7]                                                                                                 ; pin_out          ;
; |control|TestCommand[6]                                                                                                 ; |control|TestCommand[6]                                                                                                 ; pin_out          ;
; |control|TestCommand[5]                                                                                                 ; |control|TestCommand[5]                                                                                                 ; pin_out          ;
; |control|TestCommand[4]                                                                                                 ; |control|TestCommand[4]                                                                                                 ; pin_out          ;
; |control|TestCommand[3]                                                                                                 ; |control|TestCommand[3]                                                                                                 ; pin_out          ;
; |control|TestCommand[2]                                                                                                 ; |control|TestCommand[2]                                                                                                 ; pin_out          ;
; |control|TestCommand[1]                                                                                                 ; |control|TestCommand[1]                                                                                                 ; pin_out          ;
; |control|TestCommand[0]                                                                                                 ; |control|TestCommand[0]                                                                                                 ; pin_out          ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                        ; out0             ;
; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                        ; |control|lpm_mux2:inst24|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                        ; out0             ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; regout           ;
; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |control|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; regout           ;
; |control|CommandDecoder:inst16|inst3                                                                                    ; |control|CommandDecoder:inst16|inst3                                                                                    ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; out0             ;
; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; |control|CommandDecoder:inst16|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Oct 07 12:45:03 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning: Tcl Script File ../quartus1/lpm_shiftreg0.qip not found
    Info: set_global_assignment -name QIP_FILE ../quartus1/lpm_shiftreg0.qip
Info: Using vector source file "D:/repositories/Sifo5/lab5/Waveform.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|control|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.03 %
Info: Number of transitions in simulation is 1205
Info: Quartus II Simulator was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Mon Oct 07 12:45:04 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


