

================================================================
== Vitis HLS Report for 'pool5'
================================================================
* Date:           Sat Jan 25 23:57:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68103|    68103|  0.681 ms|  0.681 ms|  68104|  68104|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_pool5_Pipeline_L4_fu_247     |pool5_Pipeline_L4     |       16|       16|  0.160 us|  0.160 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pool5_Pipeline_L5_L6_fu_280  |pool5_Pipeline_L5_L6  |      237|      237|  2.370 us|  2.370 us|  222|  222|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |    68096|    68096|       266|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     152|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     0|    3906|    3786|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     299|    -|
|Register         |        -|     -|     877|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    4783|    4237|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |control_s_axi_U                  |control_s_axi         |        0|   0|   176|   296|    0|
    |gmem_m_axi_U                     |gmem_m_axi            |        4|   0|   824|   682|    0|
    |grp_pool5_Pipeline_L4_fu_247     |pool5_Pipeline_L4     |        0|   0|   467|   192|    0|
    |grp_pool5_Pipeline_L5_L6_fu_280  |pool5_Pipeline_L5_L6  |        0|   0|  2439|  2616|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        4|   0|  3906|  3786|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_365_p2  |         +|   0|  0|  25|          18|          10|
    |add_ln51_2_fu_371_p2  |         +|   0|  0|  23|          16|           8|
    |add_ln51_fu_383_p2    |         +|   0|  0|  16|           9|           1|
    |empty_41_fu_393_p2    |         +|   0|  0|  71|          64|          64|
    |icmp_ln51_fu_377_p2   |      icmp|   0|  0|  17|           9|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 152|         116|          93|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  106|         21|    1|         21|
    |c_fu_112         |    9|          2|    9|         18|
    |gmem_0_ARADDR    |   20|          4|   64|        256|
    |gmem_0_ARLEN     |   20|          4|   32|        128|
    |gmem_0_ARVALID   |   20|          4|    1|          4|
    |gmem_0_AWADDR    |   14|          3|   64|        192|
    |gmem_0_AWLEN     |   14|          3|   32|         96|
    |gmem_0_AWVALID   |   14|          3|    1|          3|
    |gmem_0_BREADY    |   14|          3|    1|          3|
    |gmem_0_RREADY    |   14|          3|    1|          3|
    |gmem_0_WVALID    |    9|          2|    1|          2|
    |gmem_blk_n_AR    |    9|          2|    1|          2|
    |gmem_blk_n_AW    |    9|          2|    1|          2|
    |gmem_blk_n_B     |    9|          2|    1|          2|
    |phi_mul16_fu_92  |    9|          2|   18|         36|
    |phi_mul_fu_96    |    9|          2|   16|         32|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  299|         62|  244|        800|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  20|   0|   20|          0|
    |c_fu_112                                      |   9|   0|    9|          0|
    |empty_37_fu_104                               |  32|   0|   32|          0|
    |empty_38_fu_108                               |  32|   0|   32|          0|
    |empty_39_fu_164                               |  32|   0|   32|          0|
    |empty_fu_100                                  |  32|   0|   32|          0|
    |grp_pool5_Pipeline_L4_fu_247_ap_start_reg     |   1|   0|    1|          0|
    |grp_pool5_Pipeline_L5_L6_fu_280_ap_start_reg  |   1|   0|    1|          0|
    |inp_img_read_reg_663                          |  64|   0|   64|          0|
    |mux_case_1085_fu_156                          |  32|   0|   32|          0|
    |mux_case_1150_fu_136                          |  32|   0|   32|          0|
    |mux_case_115_fu_116                           |  32|   0|   32|          0|
    |mux_case_1292_fu_160                          |  32|   0|   32|          0|
    |mux_case_257_fu_140                           |  32|   0|   32|          0|
    |mux_case_322_fu_120                           |  32|   0|   32|          0|
    |mux_case_464_fu_144                           |  32|   0|   32|          0|
    |mux_case_529_fu_124                           |  32|   0|   32|          0|
    |mux_case_671_fu_148                           |  32|   0|   32|          0|
    |mux_case_736_fu_128                           |  32|   0|   32|          0|
    |mux_case_878_fu_152                           |  32|   0|   32|          0|
    |mux_case_943_fu_132                           |  32|   0|   32|          0|
    |p_load27_reg_826                              |  32|   0|   32|          0|
    |p_load28_reg_821                              |  32|   0|   32|          0|
    |p_load29_reg_816                              |  32|   0|   32|          0|
    |phi_mul16_fu_92                               |  18|   0|   18|          0|
    |phi_mul_fu_96                                 |  16|   0|   16|          0|
    |phi_mul_load_reg_758                          |  16|   0|   16|          0|
    |trunc_ln1_reg_766                             |  62|   0|   62|          0|
    |trunc_ln_reg_747                              |  62|   0|   62|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 877|   0|  877|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         pool5|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         pool5|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         pool5|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul16 = alloca i32 1"   --->   Operation 21 'alloca' 'phi_mul16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 22 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 23 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 26 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_115 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_322 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_529 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_736 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_943 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_1150 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_257 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_464 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_671 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_878 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_1085 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_1292 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_img"   --->   Operation 40 'read' 'out_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%inp_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inp_img"   --->   Operation 41 'read' 'inp_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_114_loc = alloca i64 1"   --->   Operation 42 'alloca' 'mux_case_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_321_loc = alloca i64 1"   --->   Operation 43 'alloca' 'mux_case_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_528_loc = alloca i64 1"   --->   Operation 44 'alloca' 'mux_case_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_735_loc = alloca i64 1"   --->   Operation 45 'alloca' 'mux_case_735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_942_loc = alloca i64 1"   --->   Operation 46 'alloca' 'mux_case_942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_1149_loc = alloca i64 1"   --->   Operation 47 'alloca' 'mux_case_1149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_256_loc = alloca i64 1"   --->   Operation 48 'alloca' 'mux_case_256_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_463_loc = alloca i64 1"   --->   Operation 49 'alloca' 'mux_case_463_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_670_loc = alloca i64 1"   --->   Operation 50 'alloca' 'mux_case_670_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_877_loc = alloca i64 1"   --->   Operation 51 'alloca' 'mux_case_877_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_1084_loc = alloca i64 1"   --->   Operation 52 'alloca' 'mux_case_1084_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_1291_loc = alloca i64 1"   --->   Operation 53 'alloca' 'mux_case_1291_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 54 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_img_read, i32 2, i32 63" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 0, i9 %c" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 56 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %phi_mul16"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:25]   --->   Operation 59 'spectopmodule' 'spectopmodule_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 290400, void @empty_0, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_6, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_6, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 67 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 68 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i64 9216" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 69 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 70 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%phi_mul16_load = load i18 %phi_mul16" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 71 'load' 'phi_mul16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%phi_mul_load = load i16 %phi_mul" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 72 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%c_1 = load i9 %c" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 73 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.87ns)   --->   "%add_ln51_1 = add i18 %phi_mul16_load, i18 676" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 74 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.85ns)   --->   "%add_ln51_2 = add i16 %phi_mul_load, i16 169" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 75 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %c_1, i9 256" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 76 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %c_1, i9 1" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 77 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %L3.split, void %for.end270" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 78 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast10 = zext i18 %phi_mul16_load" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 79 'zext' 'p_cast10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.08ns)   --->   "%empty_41 = add i64 %p_cast10, i64 %inp_img_read" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 80 'add' 'empty_41' <Predicate = (!icmp_ln51)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 81 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %c" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 82 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln51 = store i16 %add_ln51_2, i16 %phi_mul" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 83 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln51 = store i18 %add_ln51_1, i18 %phi_mul16" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 84 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln1" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 85 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln57" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 86 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 87 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 88 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 89 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 89 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 90 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 91 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 92 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 92 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 93 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 94 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i64 13" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 94 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_115_load = load i32 %mux_case_115"   --->   Operation 95 'load' 'mux_case_115_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_322_load = load i32 %mux_case_322"   --->   Operation 96 'load' 'mux_case_322_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_529_load = load i32 %mux_case_529"   --->   Operation 97 'load' 'mux_case_529_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_736_load = load i32 %mux_case_736"   --->   Operation 98 'load' 'mux_case_736_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_943_load = load i32 %mux_case_943"   --->   Operation 99 'load' 'mux_case_943_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_1150_load = load i32 %mux_case_1150"   --->   Operation 100 'load' 'mux_case_1150_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_257_load = load i32 %mux_case_257"   --->   Operation 101 'load' 'mux_case_257_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_464_load = load i32 %mux_case_464"   --->   Operation 102 'load' 'mux_case_464_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%mux_case_671_load = load i32 %mux_case_671"   --->   Operation 103 'load' 'mux_case_671_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_878_load = load i32 %mux_case_878"   --->   Operation 104 'load' 'mux_case_878_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_1085_load = load i32 %mux_case_1085"   --->   Operation 105 'load' 'mux_case_1085_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_1292_load = load i32 %mux_case_1292"   --->   Operation 106 'load' 'mux_case_1292_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_39"   --->   Operation 107 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (0.42ns)   --->   "%call_ln57 = call void @pool5_Pipeline_L4, i32 %p_load, i32 %mux_case_1292_load, i32 %mux_case_1085_load, i32 %mux_case_878_load, i32 %mux_case_671_load, i32 %mux_case_464_load, i32 %mux_case_257_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %gmem, i62 %trunc_ln1, i32 %p_loc, i32 %mux_case_1291_loc, i32 %mux_case_1084_loc, i32 %mux_case_877_loc, i32 %mux_case_670_loc, i32 %mux_case_463_loc, i32 %mux_case_256_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 108 'call' 'call_ln57' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty"   --->   Operation 109 'load' 'p_load29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_37"   --->   Operation 110 'load' 'p_load28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_38"   --->   Operation 111 'load' 'p_load27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln57 = call void @pool5_Pipeline_L4, i32 %p_load, i32 %mux_case_1292_load, i32 %mux_case_1085_load, i32 %mux_case_878_load, i32 %mux_case_671_load, i32 %mux_case_464_load, i32 %mux_case_257_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %gmem, i62 %trunc_ln1, i32 %p_loc, i32 %mux_case_1291_loc, i32 %mux_case_1084_loc, i32 %mux_case_877_loc, i32 %mux_case_670_loc, i32 %mux_case_463_loc, i32 %mux_case_256_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57]   --->   Operation 112 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 1.93>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 113 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_1291_loc_load = load i32 %mux_case_1291_loc"   --->   Operation 114 'load' 'mux_case_1291_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_1084_loc_load = load i32 %mux_case_1084_loc"   --->   Operation 115 'load' 'mux_case_1084_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_877_loc_load = load i32 %mux_case_877_loc"   --->   Operation 116 'load' 'mux_case_877_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_670_loc_load = load i32 %mux_case_670_loc"   --->   Operation 117 'load' 'mux_case_670_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_463_loc_load = load i32 %mux_case_463_loc"   --->   Operation 118 'load' 'mux_case_463_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_256_loc_load = load i32 %mux_case_256_loc"   --->   Operation 119 'load' 'mux_case_256_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_1149_loc_load = load i32 %mux_case_1149_loc"   --->   Operation 120 'load' 'mux_case_1149_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%mux_case_942_loc_load = load i32 %mux_case_942_loc"   --->   Operation 121 'load' 'mux_case_942_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%mux_case_735_loc_load = load i32 %mux_case_735_loc"   --->   Operation 122 'load' 'mux_case_735_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_528_loc_load = load i32 %mux_case_528_loc"   --->   Operation 123 'load' 'mux_case_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_321_loc_load = load i32 %mux_case_321_loc"   --->   Operation 124 'load' 'mux_case_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_114_loc_load = load i32 %mux_case_114_loc"   --->   Operation 125 'load' 'mux_case_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [2/2] (1.93ns)   --->   "%call_ln51 = call void @pool5_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_1291_loc_load, i32 %mux_case_1084_loc_load, i32 %mux_case_877_loc_load, i32 %mux_case_670_loc_load, i32 %mux_case_463_loc_load, i32 %mux_case_256_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load27, i32 %p_load28, i32 %p_load29, i32 %gmem, i62 %trunc_ln, i16 %phi_mul_load, i64 %inp_img_read, i32 %empty_39, i32 %mux_case_1292, i32 %mux_case_1085, i32 %mux_case_878, i32 %mux_case_671, i32 %mux_case_464, i32 %mux_case_257, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_38, i32 %empty_37, i32 %empty" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 126 'call' 'call_ln51' <Predicate = true> <Delay = 1.93> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 128 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pool5_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_1291_loc_load, i32 %mux_case_1084_loc_load, i32 %mux_case_877_loc_load, i32 %mux_case_670_loc_load, i32 %mux_case_463_loc_load, i32 %mux_case_256_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load27, i32 %p_load28, i32 %p_load29, i32 %gmem, i62 %trunc_ln, i16 %phi_mul_load, i64 %inp_img_read, i32 %empty_39, i32 %mux_case_1292, i32 %mux_case_1085, i32 %mux_case_878, i32 %mux_case_671, i32 %mux_case_464, i32 %mux_case_257, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_38, i32 %empty_37, i32 %empty" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 129 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51]   --->   Operation 130 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 131 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 131 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 132 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 132 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 133 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 133 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 134 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 134 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 135 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 135 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:167]   --->   Operation 136 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inp_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul16              (alloca           ) [ 011111111111111100000]
phi_mul                (alloca           ) [ 011111111111111100000]
empty                  (alloca           ) [ 001111111111111100000]
empty_37               (alloca           ) [ 001111111111111100000]
empty_38               (alloca           ) [ 001111111111111100000]
c                      (alloca           ) [ 011111111111111100000]
mux_case_115           (alloca           ) [ 001111111111111100000]
mux_case_322           (alloca           ) [ 001111111111111100000]
mux_case_529           (alloca           ) [ 001111111111111100000]
mux_case_736           (alloca           ) [ 001111111111111100000]
mux_case_943           (alloca           ) [ 001111111111111100000]
mux_case_1150          (alloca           ) [ 001111111111111100000]
mux_case_257           (alloca           ) [ 001111111111111100000]
mux_case_464           (alloca           ) [ 001111111111111100000]
mux_case_671           (alloca           ) [ 001111111111111100000]
mux_case_878           (alloca           ) [ 001111111111111100000]
mux_case_1085          (alloca           ) [ 001111111111111100000]
mux_case_1292          (alloca           ) [ 001111111111111100000]
empty_39               (alloca           ) [ 001111111111111100000]
out_img_read           (read             ) [ 000000000000000000000]
inp_img_read           (read             ) [ 001111111111111100000]
mux_case_114_loc       (alloca           ) [ 001111111111111100000]
mux_case_321_loc       (alloca           ) [ 001111111111111100000]
mux_case_528_loc       (alloca           ) [ 001111111111111100000]
mux_case_735_loc       (alloca           ) [ 001111111111111100000]
mux_case_942_loc       (alloca           ) [ 001111111111111100000]
mux_case_1149_loc      (alloca           ) [ 001111111111111100000]
mux_case_256_loc       (alloca           ) [ 001111111111111100000]
mux_case_463_loc       (alloca           ) [ 001111111111111100000]
mux_case_670_loc       (alloca           ) [ 001111111111111100000]
mux_case_877_loc       (alloca           ) [ 001111111111111100000]
mux_case_1084_loc      (alloca           ) [ 001111111111111100000]
mux_case_1291_loc      (alloca           ) [ 001111111111111100000]
p_loc                  (alloca           ) [ 001111111111111100000]
trunc_ln               (partselect       ) [ 001111111111111100000]
store_ln51             (store            ) [ 000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000]
spectopmodule_ln25     (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
sext_ln51              (sext             ) [ 000000000000000000000]
gmem_addr              (getelementptr    ) [ 000111111111111111111]
empty_40               (writereq         ) [ 000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000]
phi_mul16_load         (load             ) [ 000000000000000000000]
phi_mul_load           (load             ) [ 000011111111111100000]
c_1                    (load             ) [ 000000000000000000000]
add_ln51_1             (add              ) [ 000000000000000000000]
add_ln51_2             (add              ) [ 000000000000000000000]
icmp_ln51              (icmp             ) [ 000111111111111100000]
add_ln51               (add              ) [ 000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000]
p_cast10               (zext             ) [ 000000000000000000000]
empty_41               (add              ) [ 000000000000000000000]
trunc_ln1              (partselect       ) [ 000011111111110000000]
store_ln51             (store            ) [ 000000000000000000000]
store_ln51             (store            ) [ 000000000000000000000]
store_ln51             (store            ) [ 000000000000000000000]
sext_ln57              (sext             ) [ 000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 000001111111000000000]
empty_42               (readreq          ) [ 000000000000000000000]
mux_case_115_load      (load             ) [ 000000000000010000000]
mux_case_322_load      (load             ) [ 000000000000010000000]
mux_case_529_load      (load             ) [ 000000000000010000000]
mux_case_736_load      (load             ) [ 000000000000010000000]
mux_case_943_load      (load             ) [ 000000000000010000000]
mux_case_1150_load     (load             ) [ 000000000000010000000]
mux_case_257_load      (load             ) [ 000000000000010000000]
mux_case_464_load      (load             ) [ 000000000000010000000]
mux_case_671_load      (load             ) [ 000000000000010000000]
mux_case_878_load      (load             ) [ 000000000000010000000]
mux_case_1085_load     (load             ) [ 000000000000010000000]
mux_case_1292_load     (load             ) [ 000000000000010000000]
p_load                 (load             ) [ 000000000000010000000]
p_load29               (load             ) [ 000000000000001100000]
p_load28               (load             ) [ 000000000000001100000]
p_load27               (load             ) [ 000000000000001100000]
call_ln57              (call             ) [ 000000000000000000000]
p_loc_load             (load             ) [ 000000000000000100000]
mux_case_1291_loc_load (load             ) [ 000000000000000100000]
mux_case_1084_loc_load (load             ) [ 000000000000000100000]
mux_case_877_loc_load  (load             ) [ 000000000000000100000]
mux_case_670_loc_load  (load             ) [ 000000000000000100000]
mux_case_463_loc_load  (load             ) [ 000000000000000100000]
mux_case_256_loc_load  (load             ) [ 000000000000000100000]
mux_case_1149_loc_load (load             ) [ 000000000000000100000]
mux_case_942_loc_load  (load             ) [ 000000000000000100000]
mux_case_735_loc_load  (load             ) [ 000000000000000100000]
mux_case_528_loc_load  (load             ) [ 000000000000000100000]
mux_case_321_loc_load  (load             ) [ 000000000000000100000]
mux_case_114_loc_load  (load             ) [ 000000000000000100000]
speclooptripcount_ln51 (speclooptripcount) [ 000000000000000000000]
specloopname_ln51      (specloopname     ) [ 000000000000000000000]
call_ln51              (call             ) [ 000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000]
empty_43               (writeresp        ) [ 000000000000000000000]
ret_ln167              (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool5_Pipeline_L4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool5_Pipeline_L5_L6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="phi_mul16_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul16/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_37_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_38_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mux_case_115_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_115/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mux_case_322_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_322/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mux_case_529_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_529/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mux_case_736_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_736/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mux_case_943_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_943/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mux_case_1150_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1150/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mux_case_257_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_257/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mux_case_464_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_464/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mux_case_671_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_671/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mux_case_878_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_878/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mux_case_1085_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1085/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mux_case_1292_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1292/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_39_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mux_case_114_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_114_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mux_case_321_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_321_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mux_case_528_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_528_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mux_case_735_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_735_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mux_case_942_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_942_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mux_case_1149_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1149_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mux_case_256_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_256_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mux_case_463_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_463_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mux_case_670_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_670_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mux_case_877_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_877_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mux_case_1084_loc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1084_loc/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mux_case_1291_loc_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1291_loc/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_loc_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="out_img_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_img_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="inp_img_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_img_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_writeresp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="15" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/2 empty_43/16 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_readreq_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_42/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_pool5_Pipeline_L4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="0" index="3" bw="32" slack="0"/>
<pin id="252" dir="0" index="4" bw="32" slack="0"/>
<pin id="253" dir="0" index="5" bw="32" slack="0"/>
<pin id="254" dir="0" index="6" bw="32" slack="0"/>
<pin id="255" dir="0" index="7" bw="32" slack="0"/>
<pin id="256" dir="0" index="8" bw="32" slack="0"/>
<pin id="257" dir="0" index="9" bw="32" slack="0"/>
<pin id="258" dir="0" index="10" bw="32" slack="0"/>
<pin id="259" dir="0" index="11" bw="32" slack="0"/>
<pin id="260" dir="0" index="12" bw="32" slack="0"/>
<pin id="261" dir="0" index="13" bw="32" slack="0"/>
<pin id="262" dir="0" index="14" bw="32" slack="0"/>
<pin id="263" dir="0" index="15" bw="62" slack="9"/>
<pin id="264" dir="0" index="16" bw="32" slack="11"/>
<pin id="265" dir="0" index="17" bw="32" slack="11"/>
<pin id="266" dir="0" index="18" bw="32" slack="11"/>
<pin id="267" dir="0" index="19" bw="32" slack="11"/>
<pin id="268" dir="0" index="20" bw="32" slack="11"/>
<pin id="269" dir="0" index="21" bw="32" slack="11"/>
<pin id="270" dir="0" index="22" bw="32" slack="11"/>
<pin id="271" dir="0" index="23" bw="32" slack="11"/>
<pin id="272" dir="0" index="24" bw="32" slack="11"/>
<pin id="273" dir="0" index="25" bw="32" slack="11"/>
<pin id="274" dir="0" index="26" bw="32" slack="11"/>
<pin id="275" dir="0" index="27" bw="32" slack="11"/>
<pin id="276" dir="0" index="28" bw="32" slack="11"/>
<pin id="277" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_pool5_Pipeline_L5_L6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="0" index="3" bw="32" slack="0"/>
<pin id="285" dir="0" index="4" bw="32" slack="0"/>
<pin id="286" dir="0" index="5" bw="32" slack="0"/>
<pin id="287" dir="0" index="6" bw="32" slack="0"/>
<pin id="288" dir="0" index="7" bw="32" slack="0"/>
<pin id="289" dir="0" index="8" bw="32" slack="0"/>
<pin id="290" dir="0" index="9" bw="32" slack="0"/>
<pin id="291" dir="0" index="10" bw="32" slack="0"/>
<pin id="292" dir="0" index="11" bw="32" slack="0"/>
<pin id="293" dir="0" index="12" bw="32" slack="0"/>
<pin id="294" dir="0" index="13" bw="32" slack="0"/>
<pin id="295" dir="0" index="14" bw="32" slack="2"/>
<pin id="296" dir="0" index="15" bw="32" slack="2"/>
<pin id="297" dir="0" index="16" bw="32" slack="2"/>
<pin id="298" dir="0" index="17" bw="32" slack="0"/>
<pin id="299" dir="0" index="18" bw="62" slack="13"/>
<pin id="300" dir="0" index="19" bw="16" slack="11"/>
<pin id="301" dir="0" index="20" bw="64" slack="13"/>
<pin id="302" dir="0" index="21" bw="32" slack="13"/>
<pin id="303" dir="0" index="22" bw="32" slack="13"/>
<pin id="304" dir="0" index="23" bw="32" slack="13"/>
<pin id="305" dir="0" index="24" bw="32" slack="13"/>
<pin id="306" dir="0" index="25" bw="32" slack="13"/>
<pin id="307" dir="0" index="26" bw="32" slack="13"/>
<pin id="308" dir="0" index="27" bw="32" slack="13"/>
<pin id="309" dir="0" index="28" bw="32" slack="13"/>
<pin id="310" dir="0" index="29" bw="32" slack="13"/>
<pin id="311" dir="0" index="30" bw="32" slack="13"/>
<pin id="312" dir="0" index="31" bw="32" slack="13"/>
<pin id="313" dir="0" index="32" bw="32" slack="13"/>
<pin id="314" dir="0" index="33" bw="32" slack="13"/>
<pin id="315" dir="0" index="34" bw="32" slack="13"/>
<pin id="316" dir="0" index="35" bw="32" slack="13"/>
<pin id="317" dir="0" index="36" bw="32" slack="13"/>
<pin id="318" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="62" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="3" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln51_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="18" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln51_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="gmem_addr_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_mul16_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="18" slack="2"/>
<pin id="358" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul16_load/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="phi_mul_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="2"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="c_1_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="2"/>
<pin id="364" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln51_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="18" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln51_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln51_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln51_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_cast10_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="18" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="empty_41_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="2"/>
<pin id="396" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="62" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="0" index="3" bw="7" slack="0"/>
<pin id="403" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln51_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="2"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln51_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="2"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln51_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="18" slack="0"/>
<pin id="420" dir="0" index="1" bw="18" slack="2"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln57_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="62" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="gmem_addr_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mux_case_115_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="11"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_115_load/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="mux_case_322_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="11"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_322_load/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="mux_case_529_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="11"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_529_load/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="mux_case_736_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="11"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_736_load/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mux_case_943_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="11"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_943_load/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mux_case_1150_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="11"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1150_load/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mux_case_257_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="11"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_257_load/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="mux_case_464_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="11"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_464_load/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mux_case_671_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="11"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_671_load/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mux_case_878_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="11"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_878_load/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="mux_case_1085_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="11"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1085_load/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mux_case_1292_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="11"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1292_load/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="11"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_load29_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="12"/>
<pin id="487" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load29/13 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_load28_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="12"/>
<pin id="490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load28/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_load27_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="12"/>
<pin id="493" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load27/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_loc_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="13"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mux_case_1291_loc_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="13"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1291_loc_load/14 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mux_case_1084_loc_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="13"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1084_loc_load/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mux_case_877_loc_load_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="13"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_877_loc_load/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="mux_case_670_loc_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="13"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_670_loc_load/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mux_case_463_loc_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="13"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_463_loc_load/14 "/>
</bind>
</comp>

<comp id="518" class="1004" name="mux_case_256_loc_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="13"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_256_loc_load/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mux_case_1149_loc_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="13"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1149_loc_load/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mux_case_942_loc_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="13"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_942_loc_load/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mux_case_735_loc_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="13"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_735_loc_load/14 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mux_case_528_loc_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="13"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_528_loc_load/14 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mux_case_321_loc_load_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="13"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_321_loc_load/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mux_case_114_loc_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="13"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_114_loc_load/14 "/>
</bind>
</comp>

<comp id="546" class="1005" name="phi_mul16_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="18" slack="0"/>
<pin id="548" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul16 "/>
</bind>
</comp>

<comp id="553" class="1005" name="phi_mul_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="560" class="1005" name="empty_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="12"/>
<pin id="562" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="566" class="1005" name="empty_37_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="12"/>
<pin id="568" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="572" class="1005" name="empty_38_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="12"/>
<pin id="574" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="578" class="1005" name="c_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="0"/>
<pin id="580" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="585" class="1005" name="mux_case_115_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="11"/>
<pin id="587" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_115 "/>
</bind>
</comp>

<comp id="591" class="1005" name="mux_case_322_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="11"/>
<pin id="593" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_322 "/>
</bind>
</comp>

<comp id="597" class="1005" name="mux_case_529_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="11"/>
<pin id="599" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_529 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mux_case_736_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="11"/>
<pin id="605" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_736 "/>
</bind>
</comp>

<comp id="609" class="1005" name="mux_case_943_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="11"/>
<pin id="611" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_943 "/>
</bind>
</comp>

<comp id="615" class="1005" name="mux_case_1150_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="11"/>
<pin id="617" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1150 "/>
</bind>
</comp>

<comp id="621" class="1005" name="mux_case_257_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="11"/>
<pin id="623" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_257 "/>
</bind>
</comp>

<comp id="627" class="1005" name="mux_case_464_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="11"/>
<pin id="629" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_464 "/>
</bind>
</comp>

<comp id="633" class="1005" name="mux_case_671_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="11"/>
<pin id="635" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_671 "/>
</bind>
</comp>

<comp id="639" class="1005" name="mux_case_878_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="11"/>
<pin id="641" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_878 "/>
</bind>
</comp>

<comp id="645" class="1005" name="mux_case_1085_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="11"/>
<pin id="647" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1085 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mux_case_1292_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="11"/>
<pin id="653" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1292 "/>
</bind>
</comp>

<comp id="657" class="1005" name="empty_39_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="11"/>
<pin id="659" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="663" class="1005" name="inp_img_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="2"/>
<pin id="665" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inp_img_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="mux_case_114_loc_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="11"/>
<pin id="671" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_114_loc "/>
</bind>
</comp>

<comp id="675" class="1005" name="mux_case_321_loc_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="11"/>
<pin id="677" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_321_loc "/>
</bind>
</comp>

<comp id="681" class="1005" name="mux_case_528_loc_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="11"/>
<pin id="683" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_528_loc "/>
</bind>
</comp>

<comp id="687" class="1005" name="mux_case_735_loc_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="11"/>
<pin id="689" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_735_loc "/>
</bind>
</comp>

<comp id="693" class="1005" name="mux_case_942_loc_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="11"/>
<pin id="695" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_942_loc "/>
</bind>
</comp>

<comp id="699" class="1005" name="mux_case_1149_loc_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="11"/>
<pin id="701" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1149_loc "/>
</bind>
</comp>

<comp id="705" class="1005" name="mux_case_256_loc_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="11"/>
<pin id="707" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_256_loc "/>
</bind>
</comp>

<comp id="711" class="1005" name="mux_case_463_loc_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="11"/>
<pin id="713" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_463_loc "/>
</bind>
</comp>

<comp id="717" class="1005" name="mux_case_670_loc_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="11"/>
<pin id="719" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_670_loc "/>
</bind>
</comp>

<comp id="723" class="1005" name="mux_case_877_loc_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="11"/>
<pin id="725" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_877_loc "/>
</bind>
</comp>

<comp id="729" class="1005" name="mux_case_1084_loc_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="11"/>
<pin id="731" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1084_loc "/>
</bind>
</comp>

<comp id="735" class="1005" name="mux_case_1291_loc_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="11"/>
<pin id="737" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1291_loc "/>
</bind>
</comp>

<comp id="741" class="1005" name="p_loc_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="11"/>
<pin id="743" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="747" class="1005" name="trunc_ln_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="62" slack="1"/>
<pin id="749" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="753" class="1005" name="gmem_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="2"/>
<pin id="755" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="phi_mul_load_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="11"/>
<pin id="760" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="766" class="1005" name="trunc_ln1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="62" slack="1"/>
<pin id="768" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="gmem_addr_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="p_load29_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2"/>
<pin id="818" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load29 "/>
</bind>
</comp>

<comp id="821" class="1005" name="p_load28_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="2"/>
<pin id="823" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load28 "/>
</bind>
</comp>

<comp id="826" class="1005" name="p_load27_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="2"/>
<pin id="828" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="90" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="247" pin=14"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="280" pin=17"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="220" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="0" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="349" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="359" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="362" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="362" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="356" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="12" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="16" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="383" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="371" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="365" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="426" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="247" pin=13"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="247" pin=12"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="247" pin=11"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="247" pin=10"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="247" pin=9"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="247" pin=8"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="247" pin=7"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="247" pin=6"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="247" pin=5"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="513"><net_src comp="510" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="517"><net_src comp="514" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="280" pin=7"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="280" pin=8"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="280" pin=9"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="280" pin=10"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="280" pin=11"/></net>

<net id="541"><net_src comp="538" pin="1"/><net_sink comp="280" pin=12"/></net>

<net id="545"><net_src comp="542" pin="1"/><net_sink comp="280" pin=13"/></net>

<net id="549"><net_src comp="92" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="556"><net_src comp="96" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="563"><net_src comp="100" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="280" pin=36"/></net>

<net id="569"><net_src comp="104" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="280" pin=35"/></net>

<net id="575"><net_src comp="108" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="280" pin=34"/></net>

<net id="581"><net_src comp="112" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="588"><net_src comp="116" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="280" pin=33"/></net>

<net id="594"><net_src comp="120" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="280" pin=32"/></net>

<net id="600"><net_src comp="124" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="280" pin=31"/></net>

<net id="606"><net_src comp="128" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="280" pin=30"/></net>

<net id="612"><net_src comp="132" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="280" pin=29"/></net>

<net id="618"><net_src comp="136" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="280" pin=28"/></net>

<net id="624"><net_src comp="140" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="280" pin=27"/></net>

<net id="630"><net_src comp="144" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="280" pin=26"/></net>

<net id="636"><net_src comp="148" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="280" pin=25"/></net>

<net id="642"><net_src comp="152" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="280" pin=24"/></net>

<net id="648"><net_src comp="156" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="280" pin=23"/></net>

<net id="654"><net_src comp="160" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="280" pin=22"/></net>

<net id="660"><net_src comp="164" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="280" pin=21"/></net>

<net id="666"><net_src comp="226" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="280" pin=20"/></net>

<net id="672"><net_src comp="168" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="247" pin=28"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="678"><net_src comp="172" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="247" pin=27"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="684"><net_src comp="176" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="247" pin=26"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="690"><net_src comp="180" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="247" pin=25"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="696"><net_src comp="184" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="247" pin=24"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="702"><net_src comp="188" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="247" pin=23"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="708"><net_src comp="192" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="247" pin=22"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="714"><net_src comp="196" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="247" pin=21"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="720"><net_src comp="200" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="247" pin=20"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="726"><net_src comp="204" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="247" pin=19"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="732"><net_src comp="208" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="247" pin=18"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="738"><net_src comp="212" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="247" pin=17"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="744"><net_src comp="216" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="247" pin=16"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="750"><net_src comp="321" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="280" pin=18"/></net>

<net id="756"><net_src comp="349" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="761"><net_src comp="359" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="280" pin=19"/></net>

<net id="769"><net_src comp="398" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="247" pin=15"/></net>

<net id="775"><net_src comp="426" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="819"><net_src comp="485" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="280" pin=16"/></net>

<net id="824"><net_src comp="488" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="280" pin=15"/></net>

<net id="829"><net_src comp="491" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="280" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 14 15 16 17 18 19 20 }
 - Input state : 
	Port: pool5 : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: pool5 : inp_img | {1 }
	Port: pool5 : out_img | {1 }
  - Chain level:
	State 1
		store_ln51 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		gmem_addr : 1
		empty_40 : 2
	State 3
		add_ln51_1 : 1
		add_ln51_2 : 1
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		p_cast10 : 1
		empty_41 : 2
		trunc_ln1 : 3
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
	State 4
		gmem_addr_1 : 1
		empty_42 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		call_ln57 : 1
	State 13
	State 14
		call_ln51 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |   grp_pool5_Pipeline_L4_fu_247  |    0    |    0    |   521   |    24   |
|          | grp_pool5_Pipeline_L5_L6_fu_280 |    0    | 2.46067 |   1950  |   1875  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        add_ln51_1_fu_365        |    0    |    0    |    0    |    25   |
|    add   |        add_ln51_2_fu_371        |    0    |    0    |    0    |    23   |
|          |         add_ln51_fu_383         |    0    |    0    |    0    |    16   |
|          |         empty_41_fu_393         |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln51_fu_377        |    0    |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |     out_img_read_read_fu_220    |    0    |    0    |    0    |    0    |
|          |     inp_img_read_read_fu_226    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_232      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_239       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_321         |    0    |    0    |    0    |    0    |
|          |         trunc_ln1_fu_398        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln51_fu_346        |    0    |    0    |    0    |    0    |
|          |         sext_ln57_fu_423        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |         p_cast10_fu_389         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    0    | 2.46067 |   2471  |   2050  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        c_reg_578        |    9   |
|     empty_37_reg_566    |   32   |
|     empty_38_reg_572    |   32   |
|     empty_39_reg_657    |   32   |
|      empty_reg_560      |   32   |
|   gmem_addr_1_reg_772   |   32   |
|    gmem_addr_reg_753    |   32   |
|   inp_img_read_reg_663  |   64   |
|mux_case_1084_loc_reg_729|   32   |
|  mux_case_1085_reg_645  |   32   |
|mux_case_1149_loc_reg_699|   32   |
| mux_case_114_loc_reg_669|   32   |
|  mux_case_1150_reg_615  |   32   |
|   mux_case_115_reg_585  |   32   |
|mux_case_1291_loc_reg_735|   32   |
|  mux_case_1292_reg_651  |   32   |
| mux_case_256_loc_reg_705|   32   |
|   mux_case_257_reg_621  |   32   |
| mux_case_321_loc_reg_675|   32   |
|   mux_case_322_reg_591  |   32   |
| mux_case_463_loc_reg_711|   32   |
|   mux_case_464_reg_627  |   32   |
| mux_case_528_loc_reg_681|   32   |
|   mux_case_529_reg_597  |   32   |
| mux_case_670_loc_reg_717|   32   |
|   mux_case_671_reg_633  |   32   |
| mux_case_735_loc_reg_687|   32   |
|   mux_case_736_reg_603  |   32   |
| mux_case_877_loc_reg_723|   32   |
|   mux_case_878_reg_639  |   32   |
| mux_case_942_loc_reg_693|   32   |
|   mux_case_943_reg_609  |   32   |
|     p_load27_reg_826    |   32   |
|     p_load28_reg_821    |   32   |
|     p_load29_reg_816    |   32   |
|      p_loc_reg_741      |   32   |
|    phi_mul16_reg_546    |   18   |
|   phi_mul_load_reg_758  |   16   |
|     phi_mul_reg_553     |   16   |
|    trunc_ln1_reg_766    |   62   |
|     trunc_ln_reg_747    |   62   |
+-------------------------+--------+
|          Total          |  1335  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_232 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_232 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_readreq_fu_239  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   130  ||  1.281  ||    0    ||    18   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    2   |  2471  |  2050  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   18   |
|  Register |    -   |    -   |  1335  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |  3806  |  2068  |
+-----------+--------+--------+--------+--------+
