From 74159098e05bee264d7b2219960acc4f2b6bd6cc Mon Sep 17 00:00:00 2001
From: Aleksei Rostov <farbius@protonmail.com>
Date: Sat, 8 Jul 2023 09:43:35 -0700
Subject: [PATCH] dtc-config

---
 arch/arm/dts/Makefile       |  1 +
 arch/arm/dts/pcw.dtsi       | 57 +++++++++++++++++++++++++++++++++++++
 arch/arm/dts/zynq-arty.dts  | 25 ++++++++++++++++
 include/configs/zynq-arty.h | 22 ++++++++++++++
 4 files changed, 105 insertions(+)
 create mode 100755 arch/arm/dts/pcw.dtsi
 create mode 100755 arch/arm/dts/zynq-arty.dts
 create mode 100644 include/configs/zynq-arty.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 51f2376000..4ecb261a9c 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -321,6 +321,7 @@ dtb-$(CONFIG_ARCH_ZYNQ) += \
 	zynq-zturn.dtb \
 	zynq-zturn-v5.dtb \
 	zynq-zybo.dtb \
+	zynq-arty.dtb \
 	zynq-zybo-z7.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += \
 	avnet-ultra96-rev1.dtb			\
diff --git a/arch/arm/dts/pcw.dtsi b/arch/arm/dts/pcw.dtsi
new file mode 100755
index 0000000000..3035945730
--- /dev/null
+++ b/arch/arm/dts/pcw.dtsi
@@ -0,0 +1,57 @@
+/*
+ * CAUTION: This file is automatically generated by Xilinx.
+ * Version: XSCT 2022.2
+ * Today is: Thu Jun  8 11:24:24 2023
+ */
+
+
+/ {
+	cpus {
+		cpu@0 {
+			operating-points = <650000 1000000 325000 1000000>;
+		};
+	};
+};
+&gem0 {
+	enet-reset = <&gpio0 9 0>;
+	phy-mode = "rgmii-id";
+	status = "okay";
+	xlnx,ptp-enet-clock = <0x6750918>;
+};
+&gpio0 {
+	emio-gpio-width = <64>;
+	gpio-mask-high = <0x0>;
+	gpio-mask-low = <0x5600>;
+};
+&intc {
+	num_cpus = <2>;
+	num_interrupts = <96>;
+};
+&qspi {
+	is-dual = <0>;
+	num-cs = <1>;
+	spi-rx-bus-width = <4>;
+	spi-tx-bus-width = <4>;
+	status = "okay";
+};
+&sdhci0 {
+	status = "okay";
+	xlnx,has-cd = <0x1>;
+	xlnx,has-power = <0x0>;
+	xlnx,has-wp = <0x0>;
+};
+&uart0 {
+	cts-override ;
+	device_type = "serial";
+	port-number = <0>;
+	status = "okay";
+};
+&usb0 {
+	phy_type = "ulpi";
+	status = "okay";
+	usb-reset = <&gpio0 46 0>;
+};
+&clkc {
+	fclk-enable = <0x1>;
+	ps-clk-frequency = <50000000>;
+};
diff --git a/arch/arm/dts/zynq-arty.dts b/arch/arm/dts/zynq-arty.dts
new file mode 100755
index 0000000000..e45b1c57c8
--- /dev/null
+++ b/arch/arm/dts/zynq-arty.dts
@@ -0,0 +1,25 @@
+/*
+ * CAUTION: This file is automatically generated by Xilinx.
+ * Version: XSCT 2022.2
+ * Today is: Thu Jun  8 11:24:24 2023
+ */
+
+
+/dts-v1/;
+#include "zynq-7000.dtsi"
+#include "pcw.dtsi"
+/ {
+	chosen {
+		bootargs = "earlycon";
+		stdout-path = "serial0:115200n8";
+	};
+	aliases {
+		ethernet0 = &gem0;
+		serial0 = &uart0;
+		spi0 = &qspi;
+	};
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x20000000>;
+	};
+};
diff --git a/include/configs/zynq-arty.h b/include/configs/zynq-arty.h
new file mode 100644
index 0000000000..589193f173
--- /dev/null
+++ b/include/configs/zynq-arty.h
@@ -0,0 +1,22 @@
+#include <configs/zynq-common.h>
+
+
+#define CONFIG_SERVERIP 	192.168.0.21
+#define CONFIG_GATEWAYIP	192.168.0.1
+#define CONFIG_NETMASK		255.255.255.0
+
+
+#define CONFIG_SYS_PROMPT "zynq-arty-boot> "
+
+
+#define CONFIG_EXTRA_ENV_SETTINGS 	\
+	"ipaddr=192.168.0.123\0" 	\
+	"qspiboot=echo Copying Linux from QSPI to RAM...;" 	\
+		"sf probe 0 && sf read 0x4000000 0x800000 0x800000 && bootm 0x4000000\0" 			\
+	"sdboot=echo Copying Linux from miroSD to RAM...;" 	\
+		"fatload mmc 0 0x4000000 image.itb && bootm 0x4000000\0" 			\
+	"tftpboot=echo Copying Linux via TFTP to RAM...;" 	\
+		"tftpb 0x4000000 image.itb && bootm 0x4000000\0" 			\
+""
+
+#define CONFIG_BOOTCOMMAND	"run sdboot"
-- 
2.17.1

