Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 47b0c9c8c2524ebcbf85f15954c0a545 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_1_behav xil_defaultlib.test_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port m_axis_data_tdata_0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:165]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:253]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PWM_CW [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:290]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_pipe_a...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_accum
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_pipe_a...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_sin_co...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_dds_co...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_dds_co...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_xbip_p...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_dds_co...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0_dds_co...
Compiling module xil_defaultlib.design_1_dds_compiler_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.vga640x480
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PWM_Controller
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_1_behav
