-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerate_reduce is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_ap_vld : OUT STD_LOGIC;
    value_r : IN STD_LOGIC_VECTOR (31 downto 0);
    label_r : IN STD_LOGIC_VECTOR (31 downto 0);
    reducer_circuit_adder_levels_curr_level_1 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of accelerate_reduce is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv1_1_2 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal reducer_circuit_adder_levels_num_items_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_buffer_value_0_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_buffer_label_0_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_num_items_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_buffer_value_1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_valid_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal reducer_circuit_adder_levels_buffer_value_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_valid_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal reducer_circuit_adder_levels_buffer_value_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal reducer_circuit_adder_levels_buffer_label_1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal level_out_value_1_reg_73 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reducer_circuit_adder_levels_num_items_0_load_load_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reducer_circuit_adder_levels_num_items_0_load_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln35_fu_287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln35_reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal level_out_value_fu_309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal level_out_value_reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln18_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_reg_499 : STD_LOGIC_VECTOR (0 downto 0);
    signal reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal reducer_circuit_adder_levels_valid_0_load_reg_503 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln34_1_fu_350_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln34_1_reg_507 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln35_1_fu_366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_level_out_value_1_phi_fu_76_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_level_out_value_1_reg_73 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln34_fu_256_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_level_out_label_reg_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_level_out_label_reg_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_0_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_level_out_017_31_phi_fu_110_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_level_out_017_31_reg_107 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_reg_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_1_reg_131 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_level_out_118_32_reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_level_out_118_32_reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_level_out_118_32_reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_out_data_value_1_reg_169 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_out_data_value_1_reg_169 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_out_data_value_1_reg_169 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_phi_fu_182_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_1_reg_188 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_1_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_out_data_0_35_phi_fu_219_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_out_data_0_35_reg_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_value_fu_444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_2_reg_230 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_2_reg_241 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_reducer_circuit_adder_levels_buffer_value_0_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_reducer_circuit_adder_levels_valid_1_load : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_out_data_label : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_324_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln18_fu_398_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln18_fu_402_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln18_1_fu_408_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln18_fu_412_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln18_2_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_140 : BOOLEAN;
    signal ap_condition_132 : BOOLEAN;
    signal ap_condition_187 : BOOLEAN;
    signal ap_condition_152 : BOOLEAN;
    signal ap_condition_385 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_level_out_label_reg_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_140)) then
                if ((trunc_ln34_fu_256_p1 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_level_out_label_reg_84 <= reducer_circuit_adder_levels_buffer_label_0_0;
                elsif ((trunc_ln34_fu_256_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_level_out_label_reg_84 <= label_r;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_level_out_label_reg_84 <= ap_phi_reg_pp0_iter0_level_out_label_reg_84;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_reg_179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                if ((ap_const_boolean_1 = ap_condition_187)) then 
                    ap_phi_reg_pp0_iter2_empty_reg_179 <= ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load;
                elsif ((ap_const_boolean_1 = ap_condition_132)) then 
                    ap_phi_reg_pp0_iter2_empty_reg_179 <= add_ln35_1_fu_366_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_empty_reg_179 <= ap_phi_reg_pp0_iter1_empty_reg_179;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_level_out_118_32_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1) and (icmp_ln18_fu_334_p2 = ap_const_lv1_0)) or (not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1))))) then 
                ap_phi_reg_pp0_iter2_level_out_118_32_reg_141 <= ap_const_lv32_0;
            elsif ((((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter2_level_out_118_32_reg_141 <= ap_phi_reg_pp0_iter1_level_out_label_reg_84;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_level_out_118_32_reg_141 <= ap_phi_reg_pp0_iter1_level_out_118_32_reg_141;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_out_data_value_1_reg_169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                if ((ap_const_boolean_1 = ap_condition_187)) then 
                    ap_phi_reg_pp0_iter2_out_data_value_1_reg_169 <= reducer_circuit_adder_levels_buffer_value_1_0;
                elsif ((ap_const_boolean_1 = ap_condition_132)) then 
                    ap_phi_reg_pp0_iter2_out_data_value_1_reg_169 <= ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_out_data_value_1_reg_169 <= ap_phi_reg_pp0_iter1_out_data_value_1_reg_169;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                if ((ap_const_boolean_1 = ap_condition_187)) then 
                    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_132)) then 
                    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 <= ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156;
                end if;
            end if; 
        end if;
    end process;

    level_out_value_1_reg_73_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_140)) then
                if ((trunc_ln34_fu_256_p1 = ap_const_lv1_1)) then 
                    level_out_value_1_reg_73 <= reducer_circuit_adder_levels_buffer_value_0_0;
                elsif ((trunc_ln34_fu_256_p1 = ap_const_lv1_0)) then 
                    level_out_value_1_reg_73 <= value_r;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    level_out_value_1_reg_73 <= ap_phi_reg_pp0_iter0_level_out_value_1_reg_73;
                end if;
            end if; 
        end if;
    end process;

    reducer_circuit_adder_levels_valid_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((reducer_circuit_adder_levels_num_items_0_load_load_fu_252_p1 = ap_const_lv32_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    reducer_circuit_adder_levels_valid_0 <= ap_const_lv1_1_2;
                elsif (((reducer_circuit_adder_levels_num_items_0_load_load_fu_252_p1 = ap_const_lv32_FFFFFFFF) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    reducer_circuit_adder_levels_valid_0 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_385)) then 
                    reducer_circuit_adder_levels_valid_0 <= ap_const_lv1_1_1;
                end if;
            end if; 
        end if;
    end process;

    reducer_circuit_adder_levels_valid_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)))) then 
                reducer_circuit_adder_levels_valid_1 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_0))) then 
                reducer_circuit_adder_levels_valid_1 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln35_reg_478 <= add_ln35_fu_287_p2;
                reducer_circuit_adder_levels_num_items_0_load_reg_466 <= ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load;
                reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg <= reducer_circuit_adder_levels_num_items_0_load_reg_466;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_empty_reg_179 <= ap_phi_reg_pp0_iter0_empty_reg_179;
                ap_phi_reg_pp0_iter1_level_out_118_32_reg_141 <= ap_phi_reg_pp0_iter0_level_out_118_32_reg_141;
                ap_phi_reg_pp0_iter1_out_data_value_1_reg_169 <= ap_phi_reg_pp0_iter0_out_data_value_1_reg_169;
                ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 <= ap_phi_reg_pp0_iter0_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln18_reg_499 <= icmp_ln18_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((reducer_circuit_adder_levels_num_items_0_load_load_fu_252_p1 = ap_const_lv32_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                level_out_value_reg_484 <= level_out_value_fu_309_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln34_fu_256_p1 = ap_const_lv1_0))) then
                reducer_circuit_adder_levels_buffer_label_0_0 <= label_r;
                reducer_circuit_adder_levels_buffer_value_0_0 <= value_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((((reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg = ap_const_lv32_0) and (trunc_ln34_1_reg_507 = ap_const_lv1_0) and (icmp_ln18_reg_499 = ap_const_lv1_1)) or ((trunc_ln34_1_reg_507 = ap_const_lv1_0) and (reducer_circuit_adder_levels_valid_0_load_reg_503 = ap_const_lv1_1))) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg = ap_const_lv32_1) and (trunc_ln34_1_reg_507 = ap_const_lv1_0))))) then
                reducer_circuit_adder_levels_buffer_label_1_0 <= ap_phi_reg_pp0_iter2_level_out_118_32_reg_141;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln34_fu_256_p1 = ap_const_lv1_1))) then
                reducer_circuit_adder_levels_buffer_value_0_1 <= value_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((trunc_ln34_1_fu_350_p1 = ap_const_lv1_0) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1)) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_0))))) then
                reducer_circuit_adder_levels_buffer_value_1_0 <= ap_phi_mux_level_out_017_31_phi_fu_110_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((trunc_ln34_1_fu_350_p1 = ap_const_lv1_1) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1)) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_1) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_1))))) then
                reducer_circuit_adder_levels_buffer_value_1_1 <= ap_phi_mux_level_out_017_31_phi_fu_110_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                reducer_circuit_adder_levels_num_items_0 <= ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4 = ap_const_lv1_1))) then
                reducer_circuit_adder_levels_num_items_1 <= ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0))) or (not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and (icmp_ln18_fu_334_p2 = ap_const_lv1_0))))) then
                reducer_circuit_adder_levels_valid_0_load_reg_503 <= reducer_circuit_adder_levels_valid_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) or ((reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1)))))) then
                trunc_ln34_1_reg_507 <= trunc_ln34_1_fu_350_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln18_fu_412_p2 <= std_logic_vector(unsigned(zext_ln18_1_fu_408_p1) + unsigned(ap_const_lv3_1));
    add_ln35_1_fu_366_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load) + unsigned(ap_const_lv32_1));
    add_ln35_fu_287_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_132_assign_proc : process(reducer_circuit_adder_levels_num_items_0_load_reg_466, icmp_ln18_fu_334_p2, reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1)
    begin
                ap_condition_132 <= ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) or ((reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))));
    end process;


    ap_condition_140_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_140 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_152_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_152 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_187_assign_proc : process(reducer_circuit_adder_levels_num_items_0_load_reg_466, icmp_ln18_fu_334_p2, reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1)
    begin
                ap_condition_187 <= ((not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_0)) or (not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_0)));
    end process;


    ap_condition_385_assign_proc : process(ap_enable_reg_pp0_iter1, reducer_circuit_adder_levels_num_items_0_load_reg_466, icmp_ln18_fu_334_p2)
    begin
                ap_condition_385 <= ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_empty_phi_fu_182_p4 <= ap_phi_reg_pp0_iter2_empty_reg_179;

    ap_phi_mux_level_out_017_31_phi_fu_110_p6_assign_proc : process(level_out_value_1_reg_73, reducer_circuit_adder_levels_num_items_0_load_reg_466, level_out_value_reg_484, icmp_ln18_fu_334_p2, reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1, ap_phi_reg_pp0_iter1_level_out_017_31_reg_107)
    begin
        if (((not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1) and (icmp_ln18_fu_334_p2 = ap_const_lv1_0)) or (not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1)))) then 
            ap_phi_mux_level_out_017_31_phi_fu_110_p6 <= ap_const_lv32_0;
        elsif ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) then 
            ap_phi_mux_level_out_017_31_phi_fu_110_p6 <= level_out_value_reg_484;
        elsif (((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_level_out_017_31_phi_fu_110_p6 <= level_out_value_1_reg_73;
        else 
            ap_phi_mux_level_out_017_31_phi_fu_110_p6 <= ap_phi_reg_pp0_iter1_level_out_017_31_reg_107;
        end if; 
    end process;


    ap_phi_mux_level_out_value_1_phi_fu_76_p4_assign_proc : process(value_r, reducer_circuit_adder_levels_buffer_value_0_0, ap_phi_reg_pp0_iter0_level_out_value_1_reg_73, trunc_ln34_fu_256_p1)
    begin
        if ((trunc_ln34_fu_256_p1 = ap_const_lv1_1)) then 
            ap_phi_mux_level_out_value_1_phi_fu_76_p4 <= reducer_circuit_adder_levels_buffer_value_0_0;
        elsif ((trunc_ln34_fu_256_p1 = ap_const_lv1_0)) then 
            ap_phi_mux_level_out_value_1_phi_fu_76_p4 <= value_r;
        else 
            ap_phi_mux_level_out_value_1_phi_fu_76_p4 <= ap_phi_reg_pp0_iter0_level_out_value_1_reg_73;
        end if; 
    end process;


    ap_phi_mux_out_data_0_35_phi_fu_219_p6_assign_proc : process(ap_phi_reg_pp0_iter2_out_data_value_1_reg_169, ap_phi_mux_empty_phi_fu_182_p4, icmp_ln18_1_fu_422_p2, reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1, ap_phi_reg_pp0_iter2_out_data_0_35_reg_216, out_data_value_fu_444_p2)
    begin
        if (((not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1)) or (not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1) and (icmp_ln18_1_fu_422_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_out_data_0_35_phi_fu_219_p6 <= ap_const_lv32_0;
        elsif ((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) then 
            ap_phi_mux_out_data_0_35_phi_fu_219_p6 <= out_data_value_fu_444_p2;
        elsif (((icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1))) then 
            ap_phi_mux_out_data_0_35_phi_fu_219_p6 <= ap_phi_reg_pp0_iter2_out_data_value_1_reg_169;
        else 
            ap_phi_mux_out_data_0_35_phi_fu_219_p6 <= ap_phi_reg_pp0_iter2_out_data_0_35_reg_216;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4_assign_proc : process(reducer_circuit_adder_levels_buffer_value_1_0, reducer_circuit_adder_levels_num_items_0_load_reg_466, icmp_ln18_fu_334_p2, reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1, trunc_ln34_1_fu_350_p1, ap_phi_mux_level_out_017_31_phi_fu_110_p6, ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_reg_120)
    begin
        if (((((trunc_ln34_1_fu_350_p1 = ap_const_lv1_1) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1)) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_1) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_1)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4 <= reducer_circuit_adder_levels_buffer_value_1_0;
        elsif (((((trunc_ln34_1_fu_350_p1 = ap_const_lv1_0) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1)) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) and (trunc_ln34_1_fu_350_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4 <= ap_phi_mux_level_out_017_31_phi_fu_110_p6;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_phi_fu_123_p4 <= ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_reg_120;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6_assign_proc : process(reducer_circuit_adder_levels_num_items_0_load_reg_466, add_ln35_reg_478, icmp_ln18_fu_334_p2, reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1, ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_0_reg_94)
    begin
        if (((not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1) and (icmp_ln18_fu_334_p2 = ap_const_lv1_0)) or (not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6 <= add_ln35_reg_478;
        elsif (((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6 <= ap_const_lv32_0;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6 <= ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_0_reg_94;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4_assign_proc : process(reducer_circuit_adder_levels_num_items_0_load_reg_466, add_ln35_reg_478, icmp_ln18_fu_334_p2, reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1, ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6, ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_1_reg_131)
    begin
        if (((not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_0)) or (not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1)) and not((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0)) and (reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4 <= add_ln35_reg_478;
        elsif (((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_1) or ((reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 = ap_const_lv1_1) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466 = ap_const_lv32_0) and (icmp_ln18_fu_334_p2 = ap_const_lv1_1))))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4 <= ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_0_phi_fu_97_p6;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4 <= ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_1_reg_131;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6_assign_proc : process(ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156, ap_phi_mux_empty_phi_fu_182_p4, ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_1_reg_188, icmp_ln18_1_fu_422_p2, reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1)
    begin
        if (((not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1)) or (not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1) and (icmp_ln18_1_fu_422_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6 <= ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156;
        elsif (((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2) or ((icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6 <= ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_1_reg_188;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4_assign_proc : process(ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156, ap_phi_mux_empty_phi_fu_182_p4, ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6, icmp_ln18_1_fu_422_p2, reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1, ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_2_reg_230)
    begin
        if (((not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_0) and (icmp_ln18_1_fu_422_p2 = ap_const_lv1_0)) or (not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4 <= ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156;
        elsif (((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2) or ((reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1) or ((icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1))))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4 <= ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_1_phi_fu_191_p6;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4 <= ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_2_reg_230;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6_assign_proc : process(ap_phi_mux_empty_phi_fu_182_p4, ap_phi_reg_pp0_iter2_empty_reg_179, icmp_ln18_1_fu_422_p2, reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1, ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_1_reg_202)
    begin
        if (((not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1)) or (not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1) and (icmp_ln18_1_fu_422_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6 <= ap_phi_reg_pp0_iter2_empty_reg_179;
        elsif (((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2) or ((icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6 <= ap_const_lv32_0;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6 <= ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_1_reg_202;
        end if; 
    end process;


    ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4_assign_proc : process(ap_phi_mux_empty_phi_fu_182_p4, ap_phi_reg_pp0_iter2_empty_reg_179, icmp_ln18_1_fu_422_p2, reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1, ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6, ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_2_reg_241)
    begin
        if (((not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_0) and (icmp_ln18_1_fu_422_p2 = ap_const_lv1_0)) or (not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2)) and not((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)) and (reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_0)))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4 <= ap_phi_reg_pp0_iter2_empty_reg_179;
        elsif (((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2) or ((reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1) or ((icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1))))) then 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4 <= ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_1_phi_fu_205_p6;
        else 
            ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4 <= ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_2_reg_241;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_reg_179 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_level_out_118_32_reg_141 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_level_out_label_reg_84 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_level_out_value_1_reg_73 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_out_data_value_1_reg_169 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_reducer_circuit_adder_levels_num_items_1_flag_0_reg_156 <= "X";
    ap_phi_reg_pp0_iter1_level_out_017_31_reg_107 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_buffer_value_1_0_loc_0_reg_120 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_0_reg_94 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_reducer_circuit_adder_levels_num_items_0_new_1_reg_131 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_out_data_0_35_reg_216 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_1_reg_188 <= "X";
    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_flag_2_reg_230 <= "X";
    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_1_reg_202 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_reducer_circuit_adder_levels_num_items_1_new_2_reg_241 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_out_data_label_assign_proc : process(ap_enable_reg_pp0_iter2, reducer_circuit_adder_levels_buffer_label_1_0, reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg, icmp_ln18_reg_499, reducer_circuit_adder_levels_valid_0_load_reg_503, trunc_ln34_1_reg_507, ap_phi_reg_pp0_iter2_level_out_118_32_reg_141, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((((reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg = ap_const_lv32_0) and (trunc_ln34_1_reg_507 = ap_const_lv1_0) and (icmp_ln18_reg_499 = ap_const_lv1_1)) or ((trunc_ln34_1_reg_507 = ap_const_lv1_0) and (reducer_circuit_adder_levels_valid_0_load_reg_503 = ap_const_lv1_1))) or ((reducer_circuit_adder_levels_num_items_0_load_reg_466_pp0_iter1_reg = ap_const_lv32_1) and (trunc_ln34_1_reg_507 = ap_const_lv1_0))))) then 
            ap_sig_allocacmp_out_data_label <= ap_phi_reg_pp0_iter2_level_out_118_32_reg_141;
        else 
            ap_sig_allocacmp_out_data_label <= reducer_circuit_adder_levels_buffer_label_1_0;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_adder_levels_buffer_value_0_1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, value_r, reducer_circuit_adder_levels_buffer_value_0_1, trunc_ln34_fu_256_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln34_fu_256_p1 = ap_const_lv1_1))) then 
            ap_sig_allocacmp_reducer_circuit_adder_levels_buffer_value_0_1_load <= value_r;
        else 
            ap_sig_allocacmp_reducer_circuit_adder_levels_buffer_value_0_1_load <= reducer_circuit_adder_levels_buffer_value_0_1;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, reducer_circuit_adder_levels_num_items_0, ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load <= ap_phi_mux_reducer_circuit_adder_levels_num_items_0_new_1_phi_fu_134_p4;
        else 
            ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load <= reducer_circuit_adder_levels_num_items_0;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load_assign_proc : process(ap_enable_reg_pp0_iter2, reducer_circuit_adder_levels_num_items_1, ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4, ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_phi_mux_reducer_circuit_adder_levels_num_items_1_flag_2_phi_fu_233_p4 = ap_const_lv1_1))) then 
            ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load <= ap_phi_mux_reducer_circuit_adder_levels_num_items_1_new_2_phi_fu_244_p4;
        else 
            ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load <= reducer_circuit_adder_levels_num_items_1;
        end if; 
    end process;


    ap_sig_allocacmp_reducer_circuit_adder_levels_valid_1_load_assign_proc : process(ap_enable_reg_pp0_iter2, reducer_circuit_adder_levels_valid_1, ap_phi_mux_empty_phi_fu_182_p4, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_0))) then 
            ap_sig_allocacmp_reducer_circuit_adder_levels_valid_1_load <= ap_const_lv1_0;
        else 
            ap_sig_allocacmp_reducer_circuit_adder_levels_valid_1_load <= reducer_circuit_adder_levels_valid_1;
        end if; 
    end process;

    icmp_ln18_1_fu_422_p2 <= "1" when (signed(ap_sig_allocacmp_out_data_label) < signed(zext_ln18_2_fu_418_p1)) else "0";
    icmp_ln18_fu_334_p2 <= "1" when (signed(tmp_fu_324_p4) < signed(ap_const_lv31_1)) else "0";
    level_out_value_fu_309_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_reducer_circuit_adder_levels_buffer_value_0_1_load) + unsigned(ap_phi_mux_level_out_value_1_phi_fu_76_p4));
    out_data_value_fu_444_p2 <= std_logic_vector(unsigned(reducer_circuit_adder_levels_buffer_value_1_1) + unsigned(ap_phi_reg_pp0_iter2_out_data_value_1_reg_169));
    out_r <= ap_phi_mux_out_data_0_35_phi_fu_219_p6;

    out_r_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_phi_mux_empty_phi_fu_182_p4, icmp_ln18_1_fu_422_p2, reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_2) or ((reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 = ap_const_lv1_1) or ((icmp_ln18_1_fu_422_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_phi_fu_182_p4 = ap_const_lv32_1)))))) then 
            out_r_ap_vld <= ap_const_logic_1;
        else 
            out_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    reducer_circuit_adder_levels_num_items_0_load_load_fu_252_p1 <= ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load;
    reducer_circuit_adder_levels_valid_0_load_load_fu_346_p1 <= reducer_circuit_adder_levels_valid_0;
    reducer_circuit_adder_levels_valid_1_load_load_fu_451_p1 <= ap_sig_allocacmp_reducer_circuit_adder_levels_valid_1_load;
    shl_ln18_fu_402_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2_1),to_integer(unsigned('0' & zext_ln18_fu_398_p1(2-1 downto 0)))));
    tmp_fu_324_p4 <= ap_phi_reg_pp0_iter1_level_out_label_reg_84(31 downto 1);
    trunc_ln34_1_fu_350_p1 <= ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_1_load(1 - 1 downto 0);
    trunc_ln34_fu_256_p1 <= ap_sig_allocacmp_reducer_circuit_adder_levels_num_items_0_load(1 - 1 downto 0);
    zext_ln18_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln18_fu_402_p2),3));
    zext_ln18_2_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln18_fu_412_p2),32));
    zext_ln18_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reducer_circuit_adder_levels_curr_level_1),2));
end behav;
