

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sat Nov 21 15:30:50 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ADRESH	set	4036
    48  0000                     _LATD	set	3980
    49  0000                     _ADCON2bits	set	4032
    50  0000                     _ADCON0bits	set	4034
    51  0000                     _ADCON1bits	set	4033
    52  0000                     _OSCCONbits	set	4051
    53  0000                     _TRISA	set	3986
    54  0000                     _TRISD	set	3989
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  007FA8                     __pcinit:
    60                           	callstack 0
    61  007FA8                     start_initialization:
    62                           	callstack 0
    63  007FA8                     __initialization:
    64                           	callstack 0
    65  007FA8                     end_of_initialization:
    66                           	callstack 0
    67  007FA8                     __end_of__initialization:
    68                           	callstack 0
    69  007FA8  0100               	movlb	0
    70  007FAA  EFD7  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73  000000                     __pcstackCOMRAM:
    74                           	callstack 0
    75  000000                     
    76                           ; 1 bytes @ 0x0
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 5 in file "adc_pot.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0       0       0
    99 ;;      Totals:         0       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        0 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FAE                     __ptext0:
   110                           	callstack 0
   111  007FAE                     _main:
   112                           	callstack 31
   113  007FAE                     
   114                           ;adc_pot.c: 6:     TRISD = 0x00;
   115  007FAE  0E00               	movlw	0
   116  007FB0  6E95               	movwf	149,c	;volatile
   117  007FB2                     
   118                           ;adc_pot.c: 7:     TRISA = 0xFF;
   119  007FB2  6892               	setf	146,c	;volatile
   120                           
   121                           ;adc_pot.c: 8:     OSCCONbits.IRCF = 0b111;
   122  007FB4  0E70               	movlw	112
   123  007FB6  12D3               	iorwf	211,f,c	;volatile
   124                           
   125                           ;adc_pot.c: 9:     OSCCONbits.SCS = 0b10;
   126  007FB8  50D3               	movf	211,w,c	;volatile
   127  007FBA  0BFC               	andlw	-4
   128  007FBC  0902               	iorlw	2
   129  007FBE  6ED3               	movwf	211,c	;volatile
   130                           
   131                           ;adc_pot.c: 10:     ADCON1bits.PCFG = 0b1110;
   132  007FC0  50C1               	movf	193,w,c	;volatile
   133  007FC2  0BF0               	andlw	-16
   134  007FC4  090E               	iorlw	14
   135  007FC6  6EC1               	movwf	193,c	;volatile
   136                           
   137                           ;adc_pot.c: 11:     ADCON1bits.VCFG = 0b00;
   138  007FC8  0ECF               	movlw	-49
   139  007FCA  16C1               	andwf	193,f,c	;volatile
   140                           
   141                           ;adc_pot.c: 12:     ADCON0bits.CHS = 0b0000;
   142  007FCC  0EC3               	movlw	-61
   143  007FCE  16C2               	andwf	194,f,c	;volatile
   144                           
   145                           ;adc_pot.c: 13:     ADCON2bits.ACQT = 0b010;
   146  007FD0  50C0               	movf	192,w,c	;volatile
   147  007FD2  0BC7               	andlw	-57
   148  007FD4  0910               	iorlw	16
   149  007FD6  6EC0               	movwf	192,c	;volatile
   150                           
   151                           ;adc_pot.c: 14:     ADCON2bits.ADCS = 0b001;
   152  007FD8  50C0               	movf	192,w,c	;volatile
   153  007FDA  0BF8               	andlw	-8
   154  007FDC  0901               	iorlw	1
   155  007FDE  6EC0               	movwf	192,c	;volatile
   156  007FE0                     
   157                           ;adc_pot.c: 15:     ADCON2bits.ADFM = 0;
   158  007FE0  9EC0               	bcf	192,7,c	;volatile
   159  007FE2                     
   160                           ;adc_pot.c: 16:     ADCON0bits.ADON = 1;
   161  007FE2  80C2               	bsf	194,0,c	;volatile
   162  007FE4                     l711:
   163                           
   164                           ;adc_pot.c: 18:         ADCON0bits.GO_DONE = 1;
   165  007FE4  82C2               	bsf	194,1,c	;volatile
   166  007FE6                     l22:
   167  007FE6  B2C2               	btfsc	194,1,c	;volatile
   168  007FE8  EFF8  F03F         	goto	u11
   169  007FEC  EFFA  F03F         	goto	u10
   170  007FF0                     u11:
   171  007FF0  EFF3  F03F         	goto	l22
   172  007FF4                     u10:
   173  007FF4                     
   174                           ;adc_pot.c: 20:         LATD = ADRESH;
   175  007FF4  CFC4 FF8C          	movff	4036,3980	;volatile
   176  007FF8  EFF2  F03F         	goto	l711
   177  007FFC  EF00  F000         	goto	start
   178  008000                     __end_of_main:
   179                           	callstack 0
   180  0000                     
   181                           	psect	rparam
   182  0000                     
   183                           	psect	idloc
   184                           
   185                           ;Config register IDLOC0 @ 0x200000
   186                           ;	unspecified, using default values
   187  200000                     	org	2097152
   188  200000  FF                 	db	255
   189                           
   190                           ;Config register IDLOC1 @ 0x200001
   191                           ;	unspecified, using default values
   192  200001                     	org	2097153
   193  200001  FF                 	db	255
   194                           
   195                           ;Config register IDLOC2 @ 0x200002
   196                           ;	unspecified, using default values
   197  200002                     	org	2097154
   198  200002  FF                 	db	255
   199                           
   200                           ;Config register IDLOC3 @ 0x200003
   201                           ;	unspecified, using default values
   202  200003                     	org	2097155
   203  200003  FF                 	db	255
   204                           
   205                           ;Config register IDLOC4 @ 0x200004
   206                           ;	unspecified, using default values
   207  200004                     	org	2097156
   208  200004  FF                 	db	255
   209                           
   210                           ;Config register IDLOC5 @ 0x200005
   211                           ;	unspecified, using default values
   212  200005                     	org	2097157
   213  200005  FF                 	db	255
   214                           
   215                           ;Config register IDLOC6 @ 0x200006
   216                           ;	unspecified, using default values
   217  200006                     	org	2097158
   218  200006  FF                 	db	255
   219                           
   220                           ;Config register IDLOC7 @ 0x200007
   221                           ;	unspecified, using default values
   222  200007                     	org	2097159
   223  200007  FF                 	db	255
   224                           
   225                           	psect	config
   226                           
   227                           ;Config register CONFIG1L @ 0x300000
   228                           ;	PLL Prescaler Selection bits
   229                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   230                           ;	System Clock Postscaler Selection bits
   231                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   232                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   233                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   234  300000                     	org	3145728
   235  300000  00                 	db	0
   236                           
   237                           ;Config register CONFIG1H @ 0x300001
   238                           ;	Oscillator Selection bits
   239                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   240                           ;	Fail-Safe Clock Monitor Enable bit
   241                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   242                           ;	Internal/External Oscillator Switchover bit
   243                           ;	IESO = ON, Oscillator Switchover mode enabled
   244  300001                     	org	3145729
   245  300001  88                 	db	136
   246                           
   247                           ;Config register CONFIG2L @ 0x300002
   248                           ;	Power-up Timer Enable bit
   249                           ;	PWRT = ON, PWRT enabled
   250                           ;	Brown-out Reset Enable bits
   251                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   252                           ;	Brown-out Reset Voltage bits
   253                           ;	BORV = 3, Minimum setting 2.05V
   254                           ;	USB Voltage Regulator Enable bit
   255                           ;	VREGEN = OFF, USB voltage regulator disabled
   256  300002                     	org	3145730
   257  300002  18                 	db	24
   258                           
   259                           ;Config register CONFIG2H @ 0x300003
   260                           ;	Watchdog Timer Enable bit
   261                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   262                           ;	Watchdog Timer Postscale Select bits
   263                           ;	WDTPS = 32768, 1:32768
   264  300003                     	org	3145731
   265  300003  1E                 	db	30
   266                           
   267                           ; Padding undefined space
   268  300004                     	org	3145732
   269  300004  FF                 	db	255
   270                           
   271                           ;Config register CONFIG3H @ 0x300005
   272                           ;	CCP2 MUX bit
   273                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   274                           ;	PORTB A/D Enable bit
   275                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   276                           ;	Low-Power Timer 1 Oscillator Enable bit
   277                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   278                           ;	MCLR Pin Enable bit
   279                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   280  300005                     	org	3145733
   281  300005  01                 	db	1
   282                           
   283                           ;Config register CONFIG4L @ 0x300006
   284                           ;	Stack Full/Underflow Reset Enable bit
   285                           ;	STVREN = ON, Stack full/underflow will cause Reset
   286                           ;	Single-Supply ICSP Enable bit
   287                           ;	LVP = OFF, Single-Supply ICSP disabled
   288                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   289                           ;	ICPRT = OFF, ICPORT disabled
   290                           ;	Extended Instruction Set Enable bit
   291                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   292                           ;	Background Debugger Enable bit
   293                           ;	DEBUG = 0x1, unprogrammed default
   294  300006                     	org	3145734
   295  300006  81                 	db	129
   296                           
   297                           ; Padding undefined space
   298  300007                     	org	3145735
   299  300007  FF                 	db	255
   300                           
   301                           ;Config register CONFIG5L @ 0x300008
   302                           ;	Code Protection bit
   303                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   304                           ;	Code Protection bit
   305                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   306                           ;	Code Protection bit
   307                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   308                           ;	Code Protection bit
   309                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   310  300008                     	org	3145736
   311  300008  0F                 	db	15
   312                           
   313                           ;Config register CONFIG5H @ 0x300009
   314                           ;	Boot Block Code Protection bit
   315                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   316                           ;	Data EEPROM Code Protection bit
   317                           ;	CPD = OFF, Data EEPROM is not code-protected
   318  300009                     	org	3145737
   319  300009  C0                 	db	192
   320                           
   321                           ;Config register CONFIG6L @ 0x30000A
   322                           ;	Write Protection bit
   323                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   324                           ;	Write Protection bit
   325                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   326                           ;	Write Protection bit
   327                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   328                           ;	Write Protection bit
   329                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   330  30000A                     	org	3145738
   331  30000A  0F                 	db	15
   332                           
   333                           ;Config register CONFIG6H @ 0x30000B
   334                           ;	Configuration Register Write Protection bit
   335                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   336                           ;	Boot Block Write Protection bit
   337                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   338                           ;	Data EEPROM Write Protection bit
   339                           ;	WRTD = OFF, Data EEPROM is not write-protected
   340  30000B                     	org	3145739
   341  30000B  E0                 	db	224
   342                           
   343                           ;Config register CONFIG7L @ 0x30000C
   344                           ;	Table Read Protection bit
   345                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   346                           ;	Table Read Protection bit
   347                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   348                           ;	Table Read Protection bit
   349                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350                           ;	Table Read Protection bit
   351                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   352  30000C                     	org	3145740
   353  30000C  0F                 	db	15
   354                           
   355                           ;Config register CONFIG7H @ 0x30000D
   356                           ;	Boot Block Table Read Protection bit
   357                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   358  30000D                     	org	3145741
   359  30000D  40                 	db	64
   360                           tosu	equ	0xFFF
   361                           tosh	equ	0xFFE
   362                           tosl	equ	0xFFD
   363                           stkptr	equ	0xFFC
   364                           pclatu	equ	0xFFB
   365                           pclath	equ	0xFFA
   366                           pcl	equ	0xFF9
   367                           tblptru	equ	0xFF8
   368                           tblptrh	equ	0xFF7
   369                           tblptrl	equ	0xFF6
   370                           tablat	equ	0xFF5
   371                           prodh	equ	0xFF4
   372                           prodl	equ	0xFF3
   373                           indf0	equ	0xFEF
   374                           postinc0	equ	0xFEE
   375                           postdec0	equ	0xFED
   376                           preinc0	equ	0xFEC
   377                           plusw0	equ	0xFEB
   378                           fsr0h	equ	0xFEA
   379                           fsr0l	equ	0xFE9
   380                           wreg	equ	0xFE8
   381                           indf1	equ	0xFE7
   382                           postinc1	equ	0xFE6
   383                           postdec1	equ	0xFE5
   384                           preinc1	equ	0xFE4
   385                           plusw1	equ	0xFE3
   386                           fsr1h	equ	0xFE2
   387                           fsr1l	equ	0xFE1
   388                           bsr	equ	0xFE0
   389                           indf2	equ	0xFDF
   390                           postinc2	equ	0xFDE
   391                           postdec2	equ	0xFDD
   392                           preinc2	equ	0xFDC
   393                           plusw2	equ	0xFDB
   394                           fsr2h	equ	0xFDA
   395                           fsr2l	equ	0xFD9
   396                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sat Nov 21 15:30:50 2020

                     l22 7FE6                       l24 7FF4                       u10 7FF4  
                     u11 7FF0                      l711 7FE4                      l703 7FAE  
                    l705 7FB2                      l707 7FE0                      l709 7FE2  
                   _LATD 000F8C                     _main 7FAE                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _TRISA 000F92  
                  _TRISD 000F95          __initialization 7FA8             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000                   _ADRESH 000FC4  
             __accesstop 0060  __end_of__initialization 7FA8            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FA8                  __ramtop 0800                  __ptext0 7FAE  
   end_of_initialization 7FA8      start_initialization 7FA8               _ADCON0bits 000FC2  
             _ADCON1bits 000FC1               _ADCON2bits 000FC0                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0052               _OSCCONbits 000FD3  
