$var wire 1 ! I_en $end
$var wire 16 " I_dataA $end
$var wire 16 # I_dataB $end
$var wire 1 $ I_dataDwe $end
$var wire 5 % I_aluop $end
$var wire 16 & I_PC $end
$var wire 16 ' I_dataIMM $end
$var wire 16 ( O_dataResult $end
$var wire 1 ) O_dataWriteReg $end
$var wire 1 * O_shouldBranch $end
$var wire 17 + a_sign $end
$var wire 17 , b_sign $end
$var wire 18 - s_result $end
$var wire 1 . s_shouldBranch $end
$var wire 1 / O_memMode $end
$var wire 1 0 sys_clk $end
$dumpvars
$end
#0
0!
b0000000000000000 "
b0000000000000000 #
0$
b00000 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
0)
0*
b00000000000000000 +
b00000000000000000 ,
b000000000000000000 -
0.
0/
00
#5
b1111000111111010 '
10
b001111101000000000 -
1!
b1111111111111111 "
b0000000000000010 #
b10000 %
#10
00
#15
b1111101000000000 (
10
#20
00
#25
10
#30
00
#35
10
0!
b0000000000000000 "
b0000000000000000 #
0$
b00000 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
0)
0*
b00000000000000000 +
b00000000000000000 ,
b000000000000000000 -
0.
0/
00
