

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Thu Dec 26 00:40:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lab11_z1
* Solution:       solution3
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.006|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Add     |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   137|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   126|
|Register         |        -|      -|     31|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     31|   263|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |a_d0                |     +    |      0|  0|  39|          32|          32|
    |a_d1                |     +    |      0|  0|  39|          32|          32|
    |i_1_3_fu_210_p2     |     +    |      0|  0|  15|           3|           5|
    |exitcond_fu_182_p2  |   icmp   |      0|  0|  11|           5|           6|
    |i_1_1_fu_216_p2     |    or    |      0|  0|  11|           4|           2|
    |i_1_2_fu_227_p2     |    or    |      0|  0|  11|           4|           2|
    |i_1_s_fu_198_p2     |    or    |      0|  0|  11|           4|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 137|          84|          80|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  15|          3|    4|         12|
    |a_address1  |  15|          3|    4|         12|
    |ap_NS_fsm   |  27|          5|    1|          5|
    |b_address0  |  15|          3|    4|         12|
    |b_address1  |  15|          3|    4|         12|
    |c_address0  |  15|          3|    4|         12|
    |c_address1  |  15|          3|    4|         12|
    |i_reg_157   |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       | 126|         25|   30|         87|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  4|   0|    4|          0|
    |i_1_3_reg_277  |  5|   0|    5|          0|
    |i_reg_157      |  5|   0|    5|          0|
    |tmp_2_reg_282  |  3|   0|   64|         61|
    |tmp_3_reg_297  |  2|   0|   64|         62|
    |tmp_4_reg_256  |  4|   0|    4|          0|
    |tmp_reg_241    |  5|   0|   64|         59|
    |tmp_s_reg_262  |  3|   0|   64|         61|
    +---------------+---+----+-----+-----------+
    |Total          | 31|   0|  274|        243|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      foo     | return value |
|a_address0  | out |    4|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_we0       | out |    1|  ap_memory |       a      |     array    |
|a_d0        | out |   32|  ap_memory |       a      |     array    |
|a_address1  | out |    4|  ap_memory |       a      |     array    |
|a_ce1       | out |    1|  ap_memory |       a      |     array    |
|a_we1       | out |    1|  ap_memory |       a      |     array    |
|a_d1        | out |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    4|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|b_address1  | out |    4|  ap_memory |       b      |     array    |
|b_ce1       | out |    1|  ap_memory |       b      |     array    |
|b_q1        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|c_address1  | out |    4|  ap_memory |       c      |     array    |
|c_ce1       | out |    1|  ap_memory |       c      |     array    |
|c_q1        |  in |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %a) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %b) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %c) nounwind, !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %1" [foo.c:5]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_1_3, %2 ]" [foo.c:5]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i5 %i, -16" [foo.c:5]   --->   Operation 12 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [foo.c:5]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = zext i5 %i to i64" [foo.c:7]   --->   Operation 14 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [16 x i32]* %b, i64 0, i64 %tmp" [foo.c:7]   --->   Operation 15 'getelementptr' 'b_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.15ns)   --->   "%b_load = load i32* %b_addr, align 4" [foo.c:7]   --->   Operation 16 'load' 'b_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [16 x i32]* %c, i64 0, i64 %tmp" [foo.c:7]   --->   Operation 17 'getelementptr' 'c_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [foo.c:7]   --->   Operation 18 'load' 'c_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i5 %i to i4" [foo.c:5]   --->   Operation 19 'trunc' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_1_s = or i4 %tmp_4, 1" [foo.c:5]   --->   Operation 20 'or' 'i_1_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i_1_s to i64" [foo.c:7]   --->   Operation 21 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [16 x i32]* %b, i64 0, i64 %tmp_s" [foo.c:7]   --->   Operation 22 'getelementptr' 'b_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [foo.c:7]   --->   Operation 23 'load' 'b_load_1' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [16 x i32]* %c, i64 0, i64 %tmp_s" [foo.c:7]   --->   Operation 24 'getelementptr' 'c_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.15ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [foo.c:7]   --->   Operation 25 'load' 'c_load_1' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/1] (1.86ns)   --->   "%i_1_3 = add i5 4, %i" [foo.c:5]   --->   Operation 26 'add' 'i_1_3' <Predicate = (!exitcond)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [foo.c:9]   --->   Operation 27 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 28 [1/2] (2.15ns)   --->   "%b_load = load i32* %b_addr, align 4" [foo.c:7]   --->   Operation 28 'load' 'b_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 29 [1/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [foo.c:7]   --->   Operation 29 'load' 'c_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (2.70ns)   --->   "%tmp_1 = add nsw i32 %c_load, %b_load" [foo.c:7]   --->   Operation 30 'add' 'tmp_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [16 x i32]* %a, i64 0, i64 %tmp" [foo.c:7]   --->   Operation 31 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.15ns)   --->   "store i32 %tmp_1, i32* %a_addr, align 4" [foo.c:7]   --->   Operation 32 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [foo.c:7]   --->   Operation 33 'load' 'b_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/2] (2.15ns)   --->   "%c_load_1 = load i32* %c_addr_1, align 4" [foo.c:7]   --->   Operation 34 'load' 'c_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 35 [1/1] (2.70ns)   --->   "%tmp_1_1 = add nsw i32 %c_load_1, %b_load_1" [foo.c:7]   --->   Operation 35 'add' 'tmp_1_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [16 x i32]* %a, i64 0, i64 %tmp_s" [foo.c:7]   --->   Operation 36 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.15ns)   --->   "store i32 %tmp_1_1, i32* %a_addr_1, align 4" [foo.c:7]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_1_1 = or i4 %tmp_4, 2" [foo.c:5]   --->   Operation 38 'or' 'i_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %i_1_1 to i64" [foo.c:7]   --->   Operation 39 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [16 x i32]* %b, i64 0, i64 %tmp_2" [foo.c:7]   --->   Operation 40 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.15ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [foo.c:7]   --->   Operation 41 'load' 'b_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [16 x i32]* %c, i64 0, i64 %tmp_2" [foo.c:7]   --->   Operation 42 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.15ns)   --->   "%c_load_2 = load i32* %c_addr_2, align 4" [foo.c:7]   --->   Operation 43 'load' 'c_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i_1_2 = or i4 %tmp_4, 3" [foo.c:5]   --->   Operation 44 'or' 'i_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i_1_2 to i64" [foo.c:7]   --->   Operation 45 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [16 x i32]* %b, i64 0, i64 %tmp_3" [foo.c:7]   --->   Operation 46 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.15ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [foo.c:7]   --->   Operation 47 'load' 'b_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [16 x i32]* %c, i64 0, i64 %tmp_3" [foo.c:7]   --->   Operation 48 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.15ns)   --->   "%c_load_3 = load i32* %c_addr_3, align 4" [foo.c:7]   --->   Operation 49 'load' 'c_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [foo.c:6]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (2.15ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [foo.c:7]   --->   Operation 51 'load' 'b_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 52 [1/2] (2.15ns)   --->   "%c_load_2 = load i32* %c_addr_2, align 4" [foo.c:7]   --->   Operation 52 'load' 'c_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 53 [1/1] (2.70ns)   --->   "%tmp_1_2 = add nsw i32 %c_load_2, %b_load_2" [foo.c:7]   --->   Operation 53 'add' 'tmp_1_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [16 x i32]* %a, i64 0, i64 %tmp_2" [foo.c:7]   --->   Operation 54 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.15ns)   --->   "store i32 %tmp_1_2, i32* %a_addr_2, align 4" [foo.c:7]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/2] (2.15ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [foo.c:7]   --->   Operation 56 'load' 'b_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 57 [1/2] (2.15ns)   --->   "%c_load_3 = load i32* %c_addr_3, align 4" [foo.c:7]   --->   Operation 57 'load' 'c_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 58 [1/1] (2.70ns)   --->   "%tmp_1_3 = add nsw i32 %c_load_3, %b_load_3" [foo.c:7]   --->   Operation 58 'add' 'tmp_1_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [16 x i32]* %a, i64 0, i64 %tmp_3" [foo.c:7]   --->   Operation 59 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.15ns)   --->   "store i32 %tmp_1_3, i32* %a_addr_3, align 4" [foo.c:7]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [foo.c:5]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specbitsmap      ) [ 00000]
StgValue_6  (specbitsmap      ) [ 00000]
StgValue_7  (specbitsmap      ) [ 00000]
StgValue_8  (spectopmodule    ) [ 00000]
StgValue_9  (br               ) [ 01111]
i           (phi              ) [ 00100]
empty       (speclooptripcount) [ 00000]
exitcond    (icmp             ) [ 00111]
StgValue_13 (br               ) [ 00000]
tmp         (zext             ) [ 00010]
b_addr      (getelementptr    ) [ 00010]
c_addr      (getelementptr    ) [ 00010]
tmp_4       (trunc            ) [ 00010]
i_1_s       (or               ) [ 00000]
tmp_s       (zext             ) [ 00010]
b_addr_1    (getelementptr    ) [ 00010]
c_addr_1    (getelementptr    ) [ 00010]
i_1_3       (add              ) [ 01111]
StgValue_27 (ret              ) [ 00000]
b_load      (load             ) [ 00000]
c_load      (load             ) [ 00000]
tmp_1       (add              ) [ 00000]
a_addr      (getelementptr    ) [ 00000]
StgValue_32 (store            ) [ 00000]
b_load_1    (load             ) [ 00000]
c_load_1    (load             ) [ 00000]
tmp_1_1     (add              ) [ 00000]
a_addr_1    (getelementptr    ) [ 00000]
StgValue_37 (store            ) [ 00000]
i_1_1       (or               ) [ 00000]
tmp_2       (zext             ) [ 00001]
b_addr_2    (getelementptr    ) [ 00001]
c_addr_2    (getelementptr    ) [ 00001]
i_1_2       (or               ) [ 00000]
tmp_3       (zext             ) [ 00001]
b_addr_3    (getelementptr    ) [ 00001]
c_addr_3    (getelementptr    ) [ 00001]
StgValue_50 (specloopname     ) [ 00000]
b_load_2    (load             ) [ 00000]
c_load_2    (load             ) [ 00000]
tmp_1_2     (add              ) [ 00000]
a_addr_2    (getelementptr    ) [ 00000]
StgValue_55 (store            ) [ 00000]
b_load_3    (load             ) [ 00000]
c_load_3    (load             ) [ 00000]
tmp_1_3     (add              ) [ 00000]
a_addr_3    (getelementptr    ) [ 00000]
StgValue_60 (store            ) [ 00000]
StgValue_61 (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="b_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="5" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="0"/>
<pin id="70" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_1/2 b_load_2/3 b_load_3/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="c_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="5" slack="0"/>
<pin id="51" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
<pin id="82" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 c_load_1/2 c_load_2/3 c_load_3/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_addr_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="1"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="4" slack="0"/>
<pin id="105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="107" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/3 StgValue_37/3 StgValue_55/4 StgValue_60/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="a_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="1"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="c_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="b_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="c_addr_3_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="a_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="1"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="1"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/4 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 tmp_1_2/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_1/3 tmp_1_3/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_1_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_1_s/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_1_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_1_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_1_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_1_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_1_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="246" class="1005" name="b_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="c_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_s_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="267" class="1005" name="b_addr_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="c_addr_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_1_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1_3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="b_addr_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="c_addr_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_3_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="b_addr_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="c_addr_3_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="54" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="41" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="179"><net_src comp="54" pin="7"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="41" pin="7"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="91" pin=4"/></net>

<net id="186"><net_src comp="161" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="161" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="197"><net_src comp="161" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="161" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="244"><net_src comp="188" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="249"><net_src comp="34" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="254"><net_src comp="47" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="259"><net_src comp="194" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="265"><net_src comp="204" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="270"><net_src comp="60" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="275"><net_src comp="72" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="280"><net_src comp="210" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="285"><net_src comp="221" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="290"><net_src comp="109" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="295"><net_src comp="117" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="300"><net_src comp="232" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="305"><net_src comp="125" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="310"><net_src comp="133" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="54" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {3 4 }
 - Input state : 
	Port: foo : b | {2 3 4 }
	Port: foo : c | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		StgValue_13 : 2
		tmp : 1
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
		tmp_4 : 1
		i_1_s : 2
		tmp_s : 2
		b_addr_1 : 3
		b_load_1 : 4
		c_addr_1 : 3
		c_load_1 : 4
		i_1_3 : 1
	State 3
		tmp_1 : 1
		StgValue_32 : 2
		tmp_1_1 : 1
		StgValue_37 : 2
		b_addr_2 : 1
		b_load_2 : 2
		c_addr_2 : 1
		c_load_2 : 2
		b_addr_3 : 1
		b_load_3 : 2
		c_addr_3 : 1
		c_load_3 : 2
	State 4
		tmp_1_2 : 1
		StgValue_55 : 2
		tmp_1_3 : 1
		StgValue_60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|          |    grp_fu_168   |    0    |    39   |
|    add   |    grp_fu_175   |    0    |    39   |
|          |   i_1_3_fu_210  |    0    |    15   |
|----------|-----------------|---------|---------|
|   icmp   | exitcond_fu_182 |    0    |    11   |
|----------|-----------------|---------|---------|
|          |    tmp_fu_188   |    0    |    0    |
|   zext   |   tmp_s_fu_204  |    0    |    0    |
|          |   tmp_2_fu_221  |    0    |    0    |
|          |   tmp_3_fu_232  |    0    |    0    |
|----------|-----------------|---------|---------|
|   trunc  |   tmp_4_fu_194  |    0    |    0    |
|----------|-----------------|---------|---------|
|          |   i_1_s_fu_198  |    0    |    0    |
|    or    |   i_1_1_fu_216  |    0    |    0    |
|          |   i_1_2_fu_227  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |   104   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|b_addr_1_reg_267|    4   |
|b_addr_2_reg_287|    4   |
|b_addr_3_reg_302|    4   |
| b_addr_reg_246 |    4   |
|c_addr_1_reg_272|    4   |
|c_addr_2_reg_292|    4   |
|c_addr_3_reg_307|    4   |
| c_addr_reg_251 |    4   |
|  i_1_3_reg_277 |    5   |
|    i_reg_157   |    5   |
|  tmp_2_reg_282 |   64   |
|  tmp_3_reg_297 |   64   |
|  tmp_4_reg_256 |    4   |
|   tmp_reg_241  |   64   |
|  tmp_s_reg_262 |   64   |
+----------------+--------+
|      Total     |   302  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_41 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_54 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_54 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_91 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_91 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  10.342 ||   102   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   102  |
|  Register |    -   |   302  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   302  |   206  |
+-----------+--------+--------+--------+
