\hypertarget{group___peripheral__registers__structures}{}\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\begin{DoxyCompactList}\small\item\em Peripheral\+\_\+memory\+\_\+map. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~((uint32\+\_\+t)0x2001\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}{SRAM3\+\_\+\+BASE}}~((uint32\+\_\+t)0x20020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{BKPSRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x40024000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x2201\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}{SRAM3\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{BKPSRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42024000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}} 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}} 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}\label{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}} 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}\label{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}} 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}} 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}\label{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}} 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}\label{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}} 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}\label{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}} 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}\label{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}} 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}} 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}\label{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}} 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}\label{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}} 
\#define {\bfseries I2\+S2ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}\label{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}} 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}\label{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}} 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}\label{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}} 
\#define {\bfseries I2\+S3ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}\label{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}} 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}\label{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}} 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}\label{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}} 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}} 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}\label{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}} 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}\label{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}} 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}\label{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}} 
\#define {\bfseries USART6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}\label{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}} 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}\label{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}} 
\#define {\bfseries ADC\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2300)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}\label{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}} 
\#define {\bfseries SDIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}} 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}\label{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}} 
\#define {\bfseries SPI4\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}\label{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}} 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}\label{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}} 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}\label{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}} 
\#define {\bfseries TIM9\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}\label{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}} 
\#define {\bfseries TIM10\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}\label{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}} 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}\label{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}} 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}\label{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}} 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}\label{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}} 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}\label{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}} 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}} 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}\label{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}} 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}\label{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}} 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}} 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}} 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}\label{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}} 
\#define {\bfseries DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x010)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}\label{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}} 
\#define {\bfseries DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x028)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}\label{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}} 
\#define {\bfseries DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x040)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}\label{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}} 
\#define {\bfseries DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x058)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}\label{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}} 
\#define {\bfseries DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x070)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}\label{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}} 
\#define {\bfseries DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x088)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}\label{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}} 
\#define {\bfseries DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+A0)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}\label{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}} 
\#define {\bfseries DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+B8)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}\label{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}} 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}\label{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}} 
\#define {\bfseries DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x010)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}\label{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}} 
\#define {\bfseries DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x028)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}\label{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}} 
\#define {\bfseries DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x040)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}\label{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}} 
\#define {\bfseries DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x058)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}\label{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}} 
\#define {\bfseries DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x070)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}\label{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}} 
\#define {\bfseries DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x088)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}\label{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}} 
\#define {\bfseries DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+A0)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}\label{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}} 
\#define {\bfseries DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+B8)
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t )0x\+E0042000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}\label{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~((uint32\+\_\+t )0x50000000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}\label{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~((uint32\+\_\+t )0x000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}\label{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~((uint32\+\_\+t )0x800)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}\label{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~((uint32\+\_\+t )0x900)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}\label{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~((uint32\+\_\+t )0x\+B00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}\label{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~((uint32\+\_\+t )0x20)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}\label{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~((uint32\+\_\+t )0x400)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}\label{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~((uint32\+\_\+t )0x440)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}\label{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~((uint32\+\_\+t )0x500)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}\label{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~((uint32\+\_\+t )0x20)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}\label{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~((uint32\+\_\+t )0x\+E00)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}\label{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~((uint32\+\_\+t )0x1000)
\item 
\mbox{\Hypertarget{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}\label{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~((uint32\+\_\+t )0x1000)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__registers__structures_gaeedaa71d22a1948492365e2cd26cfd46}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \mbox{\Hypertarget{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}\label{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BASE}{BKPSRAM\_BASE}}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BASE~((uint32\+\_\+t)0x40024000)}

Backup SRAM(4 KB) base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}\label{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BB\_BASE}{BKPSRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42024000)}

Backup SRAM(4 KB) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(64 KB) base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(64 KB) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__registers__structures_ga4adaf4fd82ccc3a538f1f27a70cdbbef}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t )0x\+E0042000)}

USB registers base address \mbox{\Hypertarget{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}



Peripheral\+\_\+memory\+\_\+map. 

FLASH(up to 1 MB) base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}\label{group___peripheral__registers__structures_gac691ec23dace8b7a649a25acb110217a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{PWR\_BASE}{PWR\_BASE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x7000)}

APB2 peripherals \mbox{\Hypertarget{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}\label{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASE}{SRAM1\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM1(112 KB) base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}\label{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BB\_BASE}{SRAM1\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM1(112 KB) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}\label{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASE}{SRAM2\_BASE}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASE~((uint32\+\_\+t)0x2001\+C000)}

SRAM2(16 KB) base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}\label{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BB\_BASE}{SRAM2\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x2201\+C000)}

SRAM2(16 KB) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}\label{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM3\_BASE@{SRAM3\_BASE}}
\index{SRAM3\_BASE@{SRAM3\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM3\_BASE}{SRAM3\_BASE}}
{\footnotesize\ttfamily \#define SRAM3\+\_\+\+BASE~((uint32\+\_\+t)0x20020000)}

SRAM3(64 KB) base address in the alias region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}\label{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM3\_BB\_BASE@{SRAM3\_BB\_BASE}}
\index{SRAM3\_BB\_BASE@{SRAM3\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM3\_BB\_BASE}{SRAM3\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM3\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22020000)}

SRAM3(64 KB) base address in the bit-\/band region ~\newline
 \mbox{\Hypertarget{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__registers__structures_gad3548b6e2f017f39d399358f3ac98454}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}}

Peripheral memory map \mbox{\Hypertarget{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group___peripheral__registers__structures_ga3a4a06bb84c703084f0509e105ffaf1d}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{\texorpdfstring{TIM11\_BASE}{TIM11\_BASE}}
{\footnotesize\ttfamily \#define TIM11\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x4800)}

AHB1 peripherals 