Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 13:43:20 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MovingLed_Wrapper_timing_summary_routed.rpt -pb MovingLed_Wrapper_timing_summary_routed.pb -rpx MovingLed_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MovingLed_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.670        0.000                      0                   24        0.248        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.670        0.000                      0                   24        0.248        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 2.057ns (61.430%)  route 1.292ns (38.570%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    MovingLed_inst/sevensegmentdriver_inst/count0_carry__0_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.058    MovingLed_inst/sevensegmentdriver_inst/count0_carry__1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.392 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__2/O[1]
                         net (fo=1, routed)           0.799     8.191    MovingLed_inst/sevensegmentdriver_inst/data0[14]
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.303     8.494 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.494    MovingLed_inst/sevensegmentdriver_inst/count_0[14]
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.081    15.164    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 2.039ns (62.738%)  route 1.211ns (37.262%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    MovingLed_inst/sevensegmentdriver_inst/count0_carry__0_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.058    MovingLed_inst/sevensegmentdriver_inst/count0_carry__1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.371 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__2/O[3]
                         net (fo=1, routed)           0.718     8.089    MovingLed_inst/sevensegmentdriver_inst/data0[16]
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.306     8.395 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.395    MovingLed_inst/sevensegmentdriver_inst/count_0[16]
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.079    15.162    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.961ns (62.950%)  route 1.154ns (37.050%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    MovingLed_inst/sevensegmentdriver_inst/count0_carry__0_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.058    MovingLed_inst/sevensegmentdriver_inst/count0_carry__1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.297 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__2/O[2]
                         net (fo=1, routed)           0.662     7.958    MovingLed_inst/sevensegmentdriver_inst/data0[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.302     8.260 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.260    MovingLed_inst/sevensegmentdriver_inst/count_0[15]
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503    14.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.079    15.162    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.925ns (62.626%)  route 1.149ns (37.374%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    MovingLed_inst/sevensegmentdriver_inst/count0_carry__0_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.257 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__1/O[3]
                         net (fo=1, routed)           0.656     7.913    MovingLed_inst/sevensegmentdriver_inst/data0[12]
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.306     8.219 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.219    MovingLed_inst/sevensegmentdriver_inst/count_0[12]
    SLICE_X60Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.081    15.165    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.766ns (25.672%)  route 2.218ns (74.328%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.619     5.140    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/Q
                         net (fo=2, routed)           1.003     6.661    MovingLed_inst/sevensegmentdriver_inst/count[15]
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          1.215     8.000    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.124 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     8.124    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.029    15.099    MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.766ns (25.734%)  route 2.211ns (74.266%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.619     5.140    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[15]/Q
                         net (fo=2, routed)           1.003     6.661    MovingLed_inst/sevensegmentdriver_inst/count[15]
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.785 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3/O
                         net (fo=18, routed)          1.208     7.993    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.117 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     8.117    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.031    15.101    MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.766ns (25.604%)  route 2.226ns (74.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.619     5.140    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/Q
                         net (fo=2, routed)           0.831     6.490    MovingLed_inst/sevensegmentdriver_inst/count[14]
    SLICE_X60Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_4/O
                         net (fo=18, routed)          1.394     8.008    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_4_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.132 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.132    MovingLed_inst/sevensegmentdriver_inst/count_0[8]
    SLICE_X59Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506    14.847    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X59Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.827ns (61.349%)  route 1.151ns (38.651%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.944    MovingLed_inst/sevensegmentdriver_inst/count0_carry__0_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__1/O[0]
                         net (fo=1, routed)           0.658     7.824    MovingLed_inst/sevensegmentdriver_inst/data0[9]
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.299     8.123 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.123    MovingLed_inst/sevensegmentdriver_inst/count_0[9]
    SLICE_X60Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.079    15.163    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 1.588ns (53.612%)  route 1.374ns (46.388%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.920 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/O[3]
                         net (fo=1, routed)           0.881     7.801    MovingLed_inst/sevensegmentdriver_inst/data0[4]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.306     8.107 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.107    MovingLed_inst/sevensegmentdriver_inst/count_0[4]
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.507    14.848    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.079    15.189    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.713ns (58.720%)  route 1.204ns (41.280%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[2]/Q
                         net (fo=2, routed)           0.493     6.156    MovingLed_inst/sevensegmentdriver_inst/count[2]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.830    MovingLed_inst/sevensegmentdriver_inst/count0_carry_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.052 r  MovingLed_inst/sevensegmentdriver_inst/count0_carry__0/O[0]
                         net (fo=1, routed)           0.712     7.764    MovingLed_inst/sevensegmentdriver_inst/data0[5]
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.299     8.063 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.063    MovingLed_inst/sevensegmentdriver_inst/count_0[5]
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506    14.847    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.081    15.167    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  7.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.699%)  route 0.160ns (43.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          0.160     1.769    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X56Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  MovingLed_inst/LED_POSITION.location[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    MovingLed_inst/location[2]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.121     1.566    MovingLed_inst/LED_POSITION.location_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.806    MovingLed_inst/sevensegmentdriver_inst/count[0]
    SLICE_X60Y21         LUT1 (Prop_lut1_I0_O)        0.043     1.849 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    MovingLed_inst/sevensegmentdriver_inst/count_0[0]
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.979    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.133     1.600    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    MovingLed_inst/CLK
    SLICE_X56Y16         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/Q
                         net (fo=5, routed)           0.175     1.785    MovingLed_inst/stillActive[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  MovingLed_inst/LED_POSITION.stillActive[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    MovingLed_inst/LED_POSITION.stillActive[0]_i_1_n_0
    SLICE_X56Y16         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    MovingLed_inst/CLK
    SLICE_X56Y16         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.120     1.566    MovingLed_inst/LED_POSITION.stillActive_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.760%)  route 0.187ns (47.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MovingLed_inst/LED_POSITION.location_reg[3]/Q
                         net (fo=27, routed)          0.187     1.796    MovingLed_inst/LED_POSITION.location_reg[3]
    SLICE_X56Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    MovingLed_inst/location[3]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.121     1.566    MovingLed_inst/LED_POSITION.location_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.221%)  route 0.208ns (52.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.208     1.815    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.091     1.557    MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.210ns (45.890%)  route 0.248ns (54.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          0.248     1.857    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X56Y17         LUT5 (Prop_lut5_I2_O)        0.046     1.903 r  MovingLed_inst/LED_POSITION.location[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    MovingLed_inst/location[1]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.131     1.576    MovingLed_inst/LED_POSITION.location_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.044%)  route 0.236ns (55.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.236     1.843    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.888 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.772%)  route 0.248ns (54.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          0.248     1.857    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X56Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.902 r  MovingLed_inst/LED_POSITION.location[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    MovingLed_inst/location[0]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.120     1.565    MovingLed_inst/LED_POSITION.location_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.820%)  route 0.266ns (51.180%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/Q
                         net (fo=2, routed)           0.119     1.748    MovingLed_inst/sevensegmentdriver_inst/count[13]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_4/O
                         net (fo=18, routed)          0.147     1.940    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_4_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.985 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.985    MovingLed_inst/sevensegmentdriver_inst/count_0[9]
    SLICE_X60Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y22         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121     1.601    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.142%)  route 0.292ns (55.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.584     1.467    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X59Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.756    MovingLed_inst/sevensegmentdriver_inst/count[7]
    SLICE_X59Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_5/O
                         net (fo=18, routed)          0.144     1.945    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[16]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.990 r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.990    MovingLed_inst/sevensegmentdriver_inst/count_0[5]
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     1.979    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.121     1.602    MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   MovingLed_inst/LED_POSITION.location_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   MovingLed_inst/LED_POSITION.stillActive_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 4.399ns (43.175%)  route 5.790ns (56.825%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          1.855     7.457    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.152     7.609 r  MovingLed_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.935    11.544    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    15.273 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.273    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.629ns  (logic 4.377ns (45.453%)  route 5.252ns (54.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          1.364     6.966    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.152     7.118 r  MovingLed_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.888    11.006    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    14.712 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.712    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 4.160ns (43.467%)  route 5.411ns (56.533%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          2.023     7.625    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.749 r  MovingLed_inst/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.387    11.136    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.654 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.654    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.385ns (46.965%)  route 4.952ns (53.035%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          1.850     7.452    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.150     7.602 r  MovingLed_inst/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.102    10.704    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717    14.421 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.421    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.037ns  (logic 4.172ns (46.161%)  route 4.866ns (53.839%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  MovingLed_inst/LED_POSITION.location_reg[3]/Q
                         net (fo=27, routed)          0.996     6.597    MovingLed_inst/LED_POSITION.location_reg[3]
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.721 r  MovingLed_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.869    10.591    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.121 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.121    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.369ns (48.933%)  route 4.559ns (51.067%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  MovingLed_inst/LED_POSITION.location_reg[3]/Q
                         net (fo=27, routed)          0.845     6.446    MovingLed_inst/LED_POSITION.location_reg[3]
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.146     6.592 r  MovingLed_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.714    10.306    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.705    14.011 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.011    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.753ns  (logic 4.149ns (47.404%)  route 4.604ns (52.596%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          1.364     6.966    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.090 r  MovingLed_inst/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.240    10.329    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.836 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.836    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.383ns (50.429%)  route 4.309ns (49.571%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  MovingLed_inst/LED_POSITION.location_reg[0]/Q
                         net (fo=30, routed)          2.023     7.625    MovingLed_inst/LED_POSITION.location_reg[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.154     7.779 r  MovingLed_inst/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.285    10.064    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.711    13.775 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.775    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.662ns  (logic 4.148ns (47.887%)  route 4.514ns (52.113%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  MovingLed_inst/LED_POSITION.location_reg[2]/Q
                         net (fo=28, routed)          0.867     6.468    MovingLed_inst/LED_POSITION.location_reg[2]
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.592 r  MovingLed_inst/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.647    10.239    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.746 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.746    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/LED_POSITION.location_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.369ns (50.831%)  route 4.226ns (49.169%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.562     5.083    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  MovingLed_inst/LED_POSITION.location_reg[3]/Q
                         net (fo=27, routed)          0.996     6.597    MovingLed_inst/LED_POSITION.location_reg[3]
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.146     6.743 r  MovingLed_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.230     9.973    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.705    13.678 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.678    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.416ns (73.306%)  route 0.516ns (26.694%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.187     1.794    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.168    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.398 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.398    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.422ns (72.048%)  route 0.552ns (27.952%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.272     1.879    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.924 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.204    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.440 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.440    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.397ns (69.531%)  route 0.612ns (30.469%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.248     1.856    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  MovingLed_inst/sevensegmentdriver_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.264    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.476 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.476    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.398ns (68.697%)  route 0.637ns (31.303%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.250     1.858    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.289    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.501 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.501    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.386ns (67.283%)  route 0.674ns (32.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.225     1.832    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  MovingLed_inst/sevensegmentdriver_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.326    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.527 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.527    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.422ns (68.607%)  route 0.651ns (31.393%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.324     1.931    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.976 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.303    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.539 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.539    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.392ns (65.977%)  route 0.718ns (34.023%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.307     1.914    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.370    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.575 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.575    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.453ns (68.548%)  route 0.667ns (31.452%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/Q
                         net (fo=11, routed)          0.225     1.832    MovingLed_inst/sevensegmentdriver_inst/digitSelect[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.046     1.878 r  MovingLed_inst/sevensegmentdriver_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.320    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.586 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.586    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.407ns (66.335%)  route 0.714ns (33.665%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.304     1.911    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.956 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.366    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.587 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.587    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.418ns (65.625%)  route 0.743ns (34.375%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/Q
                         net (fo=12, routed)          0.258     1.865    MovingLed_inst/sevensegmentdriver_inst/digitSelect[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  MovingLed_inst/sevensegmentdriver_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.395    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.627 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.627    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.450ns  (logic 1.721ns (31.581%)  route 3.729ns (68.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           2.905     4.356    MovingLed_inst/btnR_IBUF
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  MovingLed_inst/LED_POSITION.location[3]_i_4/O
                         net (fo=5, routed)           0.824     5.304    MovingLed_inst/LED_POSITION.location[3]_i_4_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.146     5.450 r  MovingLed_inst/LED_POSITION.location[1]_i_1/O
                         net (fo=1, routed)           0.000     5.450    MovingLed_inst/location[1]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.445     4.786    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.428ns  (logic 1.699ns (31.304%)  route 3.729ns (68.696%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           2.905     4.356    MovingLed_inst/btnR_IBUF
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  MovingLed_inst/LED_POSITION.location[3]_i_4/O
                         net (fo=5, routed)           0.824     5.304    MovingLed_inst/LED_POSITION.location[3]_i_4_n_0
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.428 r  MovingLed_inst/LED_POSITION.location[0]_i_1/O
                         net (fo=1, routed)           0.000     5.428    MovingLed_inst/location[0]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.445     4.786    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.699ns (32.408%)  route 3.544ns (67.592%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           2.905     4.356    MovingLed_inst/btnR_IBUF
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  MovingLed_inst/LED_POSITION.location[3]_i_4/O
                         net (fo=5, routed)           0.639     5.119    MovingLed_inst/LED_POSITION.location[3]_i_4_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.243 r  MovingLed_inst/LED_POSITION.location[2]_i_1/O
                         net (fo=1, routed)           0.000     5.243    MovingLed_inst/location[2]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.445     4.786    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.454ns (28.009%)  route 3.737ns (71.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.737     5.190    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X62Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504     4.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.454ns (28.009%)  route 3.737ns (71.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.737     5.190    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X62Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504     4.845    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X62Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/digitSelect_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.454ns (28.200%)  route 3.701ns (71.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.701     5.155    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X60Y21         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506     4.847    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.454ns (28.200%)  route 3.701ns (71.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.701     5.155    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X60Y21         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506     4.847    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.454ns (28.200%)  route 3.701ns (71.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.701     5.155    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X60Y21         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.506     4.847    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y21         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.454ns (28.249%)  route 3.692ns (71.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.692     5.146    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X60Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503     4.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[13]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.454ns (28.249%)  route 3.692ns (71.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          3.692     5.146    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X60Y23         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.503     4.844    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y23         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.267ns (18.615%)  route 1.167ns (81.385%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=24, routed)          1.167     1.389    MovingLed_inst/btnU_IBUF
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.434 r  MovingLed_inst/LED_POSITION.stillActive[0]_i_1/O
                         net (fo=1, routed)           0.000     1.434    MovingLed_inst/LED_POSITION.stillActive[0]_i_1_n_0
    SLICE_X56Y16         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    MovingLed_inst/CLK
    SLICE_X56Y16         FDRE                                         r  MovingLed_inst/LED_POSITION.stillActive_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.262ns (17.256%)  route 1.258ns (82.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.477    MovingLed_inst/btnL_IBUF
    SLICE_X56Y17         LUT5 (Prop_lut5_I1_O)        0.043     1.520 r  MovingLed_inst/LED_POSITION.location[1]_i_1/O
                         net (fo=1, routed)           0.000     1.520    MovingLed_inst/location[1]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.264ns (17.365%)  route 1.258ns (82.635%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.477    MovingLed_inst/btnL_IBUF
    SLICE_X56Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.522 r  MovingLed_inst/LED_POSITION.location[0]_i_1/O
                         net (fo=1, routed)           0.000     1.522    MovingLed_inst/location[0]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.264ns (17.365%)  route 1.258ns (82.635%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.477    MovingLed_inst/btnL_IBUF
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.522 r  MovingLed_inst/LED_POSITION.location[3]_i_1/O
                         net (fo=1, routed)           0.000     1.522    MovingLed_inst/location[3]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.222ns (14.410%)  route 1.318ns (85.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          1.318     1.540    MovingLed_inst/btnU_IBUF
    SLICE_X56Y17         FDCE                                         f  MovingLed_inst/LED_POSITION.location_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.222ns (14.410%)  route 1.318ns (85.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          1.318     1.540    MovingLed_inst/btnU_IBUF
    SLICE_X56Y17         FDCE                                         f  MovingLed_inst/LED_POSITION.location_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.222ns (14.410%)  route 1.318ns (85.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          1.318     1.540    MovingLed_inst/btnU_IBUF
    SLICE_X56Y17         FDCE                                         f  MovingLed_inst/LED_POSITION.location_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.222ns (14.410%)  route 1.318ns (85.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          1.318     1.540    MovingLed_inst/btnU_IBUF
    SLICE_X56Y17         FDCE                                         f  MovingLed_inst/LED_POSITION.location_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            MovingLed_inst/LED_POSITION.location_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.264ns (16.557%)  route 1.332ns (83.443%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=5, routed)           1.332     1.552    MovingLed_inst/btnL_IBUF
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.597 r  MovingLed_inst/LED_POSITION.location[2]_i_1/O
                         net (fo=1, routed)           0.000     1.597    MovingLed_inst/location[2]
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.956    MovingLed_inst/CLK
    SLICE_X56Y17         FDCE                                         r  MovingLed_inst/LED_POSITION.location_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.222ns (12.307%)  route 1.581ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=24, routed)          1.581     1.803    MovingLed_inst/sevensegmentdriver_inst/btnU_IBUF
    SLICE_X60Y20         FDCE                                         f  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     1.980    MovingLed_inst/sevensegmentdriver_inst/CLK
    SLICE_X60Y20         FDCE                                         r  MovingLed_inst/sevensegmentdriver_inst/SCAN_RATE.count_reg[1]/C





