 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 17:08:28 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_1_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: out_13[6] (output port clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.692      0.692
  fme_con/state_reg_1_/CP (EDFCNQD1BWP)                            0.000     0.297     0.000                0.000 #    0.692 r    (210.66,395.17)
  fme_con/state_reg_1_/Q (EDFCNQD1BWP)                                       0.049                          0.126      0.818 r    (213.95,395.28)
  fme_con/state[1] (net)                        9        0.008                                              0.000      0.818 r    [0.00,0.01]
  fme_con/U7/A1 (NR2XD0BWP)                                        0.000     0.049     0.000                0.000 *    0.818 r    (214.38,392.30)
  fme_con/U7/ZN (NR2XD0BWP)                                                  0.027                          0.026      0.844 f    (214.45,392.23)
  fme_con/n9 (net)                              2        0.002                                              0.000      0.844 f    [0.00,0.00]
  fme_con/U8/A2 (ND2D0BWP)                                         0.000     0.027     0.000                0.000 *    0.844 f    (214.90,392.23)
  fme_con/U8/ZN (ND2D0BWP)                                                   0.100                          0.065      0.909 r    (215.21,392.39)
  fme_con/n29 (net)                             8        0.009                                              0.000      0.909 r    [0.00,0.01]
  fme_con/U11/A2 (ND2D0BWP)                                        0.000     0.100     0.000                0.000 *    0.909 r    (216.10,389.90)
  fme_con/U11/ZN (ND2D0BWP)                                                  0.041                          0.039      0.948 f    (216.41,390.06)
  fme_con/direction_buffer_int (net)            2        0.002                                              0.000      0.948 f    [0.00,0.00]
  fme_con/U12/I (INVD0BWP)                                         0.000     0.041     0.000                0.000 *    0.948 f    (216.11,388.68)
  fme_con/U12/ZN (INVD0BWP)                                                  0.044                          0.037      0.986 r    (216.35,388.71)
  fme_con/n36 (net)                             3        0.003                                              0.000      0.986 r    [0.00,0.00]
  fme_con/U20/A1 (ND2D0BWP)                                        0.000     0.044     0.000                0.000 *    0.986 r    (215.57,388.19)
  fme_con/U20/ZN (ND2D0BWP)                                                  0.085                          0.063      1.048 f    (215.62,388.26)
  fme_con/direction_buffer_b (net)              2        0.006                                              0.000      1.048 f    [0.00,0.01]
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)                                                     0.000      1.048 f    (netlink)
  direction_buffer_b (net)                               0.006                                              0.000      1.048 f    [0.00,0.01]
  U3/I (BUFFD6BWP)                                                 0.000     0.085     0.000                0.000 *    1.048 f    (214.34,387.45)
  U3/Z (BUFFD6BWP)                                                           0.183                          0.136      1.185 f    (215.16,387.42)
  n7 (net)                                    154        0.259                                              0.000      1.185 f    [0.17,0.26]
  fme_op/direction_buffer_a (fme_operativo_DATA_WIDTH8)                                                     0.000      1.185 f    (netlink)
  fme_op/direction_buffer_a (net)                        0.259                                              0.000      1.185 f    [0.17,0.26]
  fme_op/buffer_a_superior/direction (buffer_ah_DATA_WIDTH8_5)                                              0.000      1.185 f    (netlink)
  fme_op/buffer_a_superior/direction (net)               0.259                                              0.000      1.185 f    [0.17,0.26]
  fme_op/buffer_a_superior/U18/I (BUFFD1BWP)                       0.000     0.198     0.000                0.066 *    1.250 f    (44.05,168.21)
  fme_op/buffer_a_superior/U18/Z (BUFFD1BWP)                                 0.097                          0.112      1.363 f    (44.44,168.18)
  fme_op/buffer_a_superior/n54 (net)           24        0.022                                              0.000      1.363 f    [0.01,0.02]
  fme_op/buffer_a_superior/U19/I (INVD0BWP)                        0.000     0.097     0.000                0.000 *    1.363 f    (42.44,168.18)
  fme_op/buffer_a_superior/U19/ZN (INVD0BWP)                                 0.151                          0.114      1.477 r    (42.67,168.21)
  fme_op/buffer_a_superior/n55 (net)           13        0.012                                              0.000      1.477 r    [0.00,0.01]
  fme_op/buffer_a_superior/U42/A1 (OA22D0BWP)                      0.000     0.151     0.000                0.000 *    1.477 r    (40.90,167.38)
  fme_op/buffer_a_superior/U42/Z (OA22D0BWP)                                 0.089                          0.091      1.568 r    (41.61,167.37)
  fme_op/buffer_a_superior/out_4[8] (net)       9        0.008                                              0.000      1.568 r    [0.00,0.01]
  fme_op/buffer_a_superior/out_4[8] (buffer_ah_DATA_WIDTH8_5)                                               0.000      1.568 r    (netlink)
  fme_op/out_a_sup_4[8] (net)                            0.008                                              0.000      1.568 r    [0.00,0.01]
  fme_op/U396/A1 (IAO21D1BWP)                                      0.000     0.089     0.000                0.000 *    1.568 r    (40.97,150.18)
  fme_op/U396/ZN (IAO21D1BWP)                                                0.205                          0.143      1.711 r    (41.69,150.23)
  fme_op/out_13[6] (net)                        1        0.020                                              0.000      1.711 r    [0.00,0.02]
  fme_op/out_13[6] (fme_operativo_DATA_WIDTH8)                                                              0.000      1.711 r    (netlink)
  out_13[6] (net)                                        0.020                                              0.000      1.711 r    [0.00,0.02]
  out_13[6] (out)                                                  0.000     0.205     0.000                0.001 *    1.713 r    ( 0.04,149.59)
  data arrival time                                                                                                    1.713

  clock CLOCK (rise edge)                                                                                   9.892      9.892
  clock network delay (ideal)                                                                               0.692     10.585
  clock uncertainty                                                                                        -0.989      9.596
  output external delay                                                                                    -5.935      3.660
  data required time                                                                                                   3.660
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   3.660
  data arrival time                                                                                                   -1.713
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          1.948


1
