#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 17 11:11:18 2019
# Process ID: 14284
# Current directory: C:/Users/Owner/Desktop/chasebot/camera
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14016 C:\Users\Owner\Desktop\chasebot\camera\camera.xpr
# Log file: C:/Users/Owner/Desktop/chasebot/camera/vivado.log
# Journal file: C:/Users/Owner/Desktop/chasebot/camera\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owner/Desktop/chasebot/camera/camera.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 882.754 ; gain = 252.961
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:13:09 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:13:09 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 940.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 988.676 ; gain = 47.867
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 988.676 ; gain = 48.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 997.211 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:33:17 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:33:17 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 997.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1011.984 ; gain = 14.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.984 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:34:40 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:34:40 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.984 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:37:18 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:37:18 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:46:26 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:46:26 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.984 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:47:19 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:47:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1011.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rgb2hsv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xvlog --relax -prj rgb2hsv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv
INFO: [VRFC 10-2458] undeclared symbol s_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
INFO: [VRFC 10-2458] undeclared symbol h_buttom, assumed default net type wire [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sim_1/new/rgb2hsv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2hsv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
"xelab -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0ccf8957c4ee434381cc0d15f5574ec9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rgb2hsv_tb_behav xil_defaultlib.rgb2hsv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:81]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sign' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'dividend' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'divider' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:90]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'remainder' [C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/rgb2hsv.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Owner/Desktop/chasebot/camera/camera.srcs/sources_1/new/divider.v" Line 12. Module divider1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider1
Compiling module xil_defaultlib.rgb2hsv
Compiling module xil_defaultlib.rgb2hsv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2hsv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim/xsim.dir/rgb2hsv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 17 11:48:12 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 11:48:12 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Desktop/chasebot/camera/camera.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rgb2hsv_tb_behav -key {Behavioral:sim_1:Functional:rgb2hsv_tb} -tclbatch {rgb2hsv_tb.tcl} -view {C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Owner/Desktop/chasebot/camera/rgb2hsv_tb_behav.wcfg
source rgb2hsv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rgb2hsv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1011.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.984 ; gain = 0.000
exit
