DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I0"
duLibraryName "Cursor"
duName "PositionBlock"
elements [
]
mwi 0
uid 11433,0
)
(Instance
name "I1"
duLibraryName "Cursor"
duName "ButtonBlock"
elements [
]
mwi 0
uid 11442,0
)
(Instance
name "I4"
duLibraryName "Cursor"
duName "Main2"
elements [
]
mwi 0
uid 14584,0
)
(Instance
name "I2"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 16930,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 16941,0
)
(Instance
name "I6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 16960,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 16979,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 17153,0
)
(Instance
name "I9"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 17172,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 17191,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 17210,0
)
(Instance
name "I12"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 17719,0
)
(Instance
name "I13"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 17752,0
)
(Instance
name "I14"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 18941,0
)
(Instance
name "I15"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 18967,0
)
(Instance
name "I16"
duLibraryName "Cursor"
duName "driver2"
elements [
]
mwi 0
uid 19388,0
)
(Instance
name "I3"
duLibraryName "sequential"
duName "DFFE"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 19625,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds\\cursor@circuit\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds\\cursor@circuit\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds\\cursor@circuit"
)
(vvPair
variable "d_logical"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds\\cursorCircuit"
)
(vvPair
variable "date"
value "20.01.2022"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "cursorCircuit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "remi.heredero"
)
(vvPair
variable "graphical_source_date"
value "20.01.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2332001"
)
(vvPair
variable "graphical_source_time"
value "20:03:51"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2332001"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Cursor/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "cursorCircuit"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds\\cursor@circuit\\student@version.bd"
)
(vvPair
variable "p_logical"
value "U:\\Cursor\\Prefs\\..\\Cursor\\hds\\cursorCircuit\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME/bin/lin64"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "20:03:51"
)
(vvPair
variable "unit"
value "cursorCircuit"
)
(vvPair
variable "user"
value "remi.heredero"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Net
uid 209,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
)
xt "26000,1000,37800,2200"
st "reset    : std_ulogic"
)
)
*2 (Net
uid 217,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
)
xt "26000,-2600,37900,-1400"
st "clock    : std_ulogic"
)
)
*3 (Grouping
uid 812,0
optionalChildren [
*4 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "152000,144000,171000,146000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "152200,144400,167600,145600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,144000,146000,146000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "126150,144300,139850,145700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,150000,146000,152000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "125200,150400,144700,151600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "146000,144000,152000,146000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "146200,144400,150900,145600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,146000,146000,148000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "125200,146400,140400,147600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,146000,125000,148000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "120200,146400,123600,147600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,148000,125000,150000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "120200,148400,123600,149600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "146000,146000,171000,152000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "146200,146200,160300,147400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*12 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "125000,148000,146000,150000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "125200,148400,145800,149600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "120000,150000,125000,152000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "120200,150400,124500,151600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "120000,144000,171000,152000"
)
oxt "13000,22000,64000,30000"
)
*14 (PortIoIn
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 270
xt "42000,39625,43500,40375"
)
(Line
uid 1994,0
sl 0
ro 270
xt "43500,40000,44000,40000"
pts [
"43500,40000"
"44000,40000"
]
)
]
)
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35900,39300,41000,40700"
st "restart"
ju 2
blo "41000,40500"
tm "WireNameMgr"
)
s (Text
uid 1997,0
va (VaSet
)
xt "35900,40700,35900,40700"
ju 2
blo "35900,40700"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 2004,0
decl (Decl
n "restart"
t "std_uLogic"
o 9
suid 3,0
)
declText (MLText
uid 2005,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-17000,5800,-7400,6800"
st "restart  : std_uLogic"
)
)
*16 (PortIoIn
uid 2308,0
shape (CompositeShape
uid 2309,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2310,0
sl 0
ro 270
xt "42000,59625,43500,60375"
)
(Line
uid 2311,0
sl 0
ro 270
xt "43500,60000,44000,60000"
pts [
"43500,60000"
"44000,60000"
]
)
]
)
tg (WTG
uid 2312,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2313,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "34300,59300,41000,60700"
st "testMode"
ju 2
blo "41000,60500"
tm "WireNameMgr"
)
s (Text
uid 2314,0
va (VaSet
font "Verdana,12,0"
)
xt "34300,60700,34300,60700"
ju 2
blo "34300,60700"
tm "SignalTypeMgr"
)
)
)
*17 (Net
uid 2321,0
decl (Decl
n "testMode"
t "std_uLogic"
o 12
suid 4,0
)
declText (MLText
uid 2322,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-17000,5800,-6600,6800"
st "testMode : std_uLogic"
)
)
*18 (PortIoOut
uid 2942,0
shape (CompositeShape
uid 2943,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2944,0
sl 0
ro 270
xt "163500,18625,165000,19375"
)
(Line
uid 2945,0
sl 0
ro 270
xt "163000,19000,163500,19000"
pts [
"163000,19000"
"163500,19000"
]
)
]
)
tg (WTG
uid 2946,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2947,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "166000,18300,179200,19700"
st "testOut : (1 to 16)"
blo "166000,19500"
tm "WireNameMgr"
)
s (Text
uid 2948,0
va (VaSet
font "Verdana,12,0"
)
xt "166000,19700,166000,19700"
blo "166000,19700"
tm "SignalTypeMgr"
)
)
)
*19 (PortIoIn
uid 3259,0
shape (CompositeShape
uid 3260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3261,0
sl 0
ro 270
xt "42000,55625,43500,56375"
)
(Line
uid 3262,0
sl 0
ro 270
xt "43500,56000,44000,56000"
pts [
"43500,56000"
"44000,56000"
]
)
]
)
tg (WTG
uid 3263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3264,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35100,55300,41000,56700"
st "sensor1"
ju 2
blo "41000,56500"
tm "WireNameMgr"
)
s (Text
uid 3265,0
va (VaSet
font "Verdana,12,0"
)
xt "35100,56700,35100,56700"
ju 2
blo "35100,56700"
tm "SignalTypeMgr"
)
)
)
*20 (Net
uid 3272,0
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
suid 6,0
)
declText (MLText
uid 3273,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10100,1800"
st "sensor1  : std_uLogic"
)
)
*21 (PortIoIn
uid 3274,0
shape (CompositeShape
uid 3275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3276,0
sl 0
ro 270
xt "42000,53625,43500,54375"
)
(Line
uid 3277,0
sl 0
ro 270
xt "43500,54000,44000,54000"
pts [
"43500,54000"
"44000,54000"
]
)
]
)
tg (WTG
uid 3278,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3279,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35100,53300,41000,54700"
st "sensor2"
ju 2
blo "41000,54500"
tm "WireNameMgr"
)
s (Text
uid 3280,0
va (VaSet
font "Verdana,12,0"
)
xt "35100,54700,35100,54700"
ju 2
blo "35100,54700"
tm "SignalTypeMgr"
)
)
)
*22 (Net
uid 3287,0
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
suid 7,0
)
declText (MLText
uid 3288,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10100,1800"
st "sensor2  : std_uLogic"
)
)
*23 (PortIoOut
uid 3517,0
shape (CompositeShape
uid 3518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3519,0
sl 0
ro 270
xt "140500,59625,142000,60375"
)
(Line
uid 3520,0
sl 0
ro 270
xt "140000,60000,140500,60000"
pts [
"140000,60000"
"140500,60000"
]
)
]
)
tg (WTG
uid 3521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,59300,149300,60700"
st "motorOn"
blo "143000,60500"
tm "WireNameMgr"
)
s (Text
uid 3523,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,60700,143000,60700"
blo "143000,60700"
tm "SignalTypeMgr"
)
)
)
*24 (Net
uid 3530,0
decl (Decl
n "motorOn"
t "std_uLogic"
o 18
suid 10,0
)
declText (MLText
uid 3531,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10500,1800"
st "motorOn  : std_uLogic"
)
)
*25 (PortIoOut
uid 4255,0
shape (CompositeShape
uid 4256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4257,0
sl 0
ro 270
xt "140500,67625,142000,68375"
)
(Line
uid 4258,0
sl 0
ro 270
xt "140000,68000,140500,68000"
pts [
"140000,68000"
"140500,68000"
]
)
]
)
tg (WTG
uid 4259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4260,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,67300,147200,68700"
st "side1"
blo "143000,68500"
tm "WireNameMgr"
)
s (Text
uid 4261,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,68700,143000,68700"
blo "143000,68700"
tm "SignalTypeMgr"
)
)
)
*26 (Net
uid 4268,0
decl (Decl
n "side1"
t "std_uLogic"
o 19
suid 12,0
)
declText (MLText
uid 4269,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,9700,1800"
st "side1    : std_uLogic"
)
)
*27 (PortIoOut
uid 4270,0
shape (CompositeShape
uid 4271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4272,0
sl 0
ro 270
xt "140500,65625,142000,66375"
)
(Line
uid 4273,0
sl 0
ro 270
xt "140000,66000,140500,66000"
pts [
"140000,66000"
"140500,66000"
]
)
]
)
tg (WTG
uid 4274,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4275,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "143000,65300,147200,66700"
st "side2"
blo "143000,66500"
tm "WireNameMgr"
)
s (Text
uid 4276,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,66700,143000,66700"
blo "143000,66700"
tm "SignalTypeMgr"
)
)
)
*28 (Net
uid 4283,0
decl (Decl
n "side2"
t "std_uLogic"
o 20
suid 13,0
)
declText (MLText
uid 4284,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,9700,1800"
st "side2    : std_uLogic"
)
)
*29 (PortIoIn
uid 4528,0
shape (CompositeShape
uid 4529,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4530,0
sl 0
ro 270
xt "42000,9625,43500,10375"
)
(Line
uid 4531,0
sl 0
ro 270
xt "43500,10000,44000,10000"
pts [
"43500,10000"
"44000,10000"
]
)
]
)
tg (WTG
uid 4532,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4533,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "34300,9300,41000,10700"
st "encoderA"
ju 2
blo "41000,10500"
tm "WireNameMgr"
)
s (Text
uid 4534,0
va (VaSet
font "Verdana,12,0"
)
xt "34300,10700,34300,10700"
ju 2
blo "34300,10700"
tm "SignalTypeMgr"
)
)
)
*30 (Net
uid 4541,0
decl (Decl
n "encoderA"
t "std_uLogic"
o 3
suid 14,0
)
declText (MLText
uid 4542,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10400,1800"
st "encoderA : std_uLogic"
)
)
*31 (PortIoIn
uid 4543,0
shape (CompositeShape
uid 4544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4545,0
sl 0
ro 270
xt "42000,11625,43500,12375"
)
(Line
uid 4546,0
sl 0
ro 270
xt "43500,12000,44000,12000"
pts [
"43500,12000"
"44000,12000"
]
)
]
)
tg (WTG
uid 4547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4548,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "34300,11300,41000,12700"
st "encoderB"
ju 2
blo "41000,12500"
tm "WireNameMgr"
)
s (Text
uid 4549,0
va (VaSet
font "Verdana,12,0"
)
xt "34300,12700,34300,12700"
ju 2
blo "34300,12700"
tm "SignalTypeMgr"
)
)
)
*32 (Net
uid 4556,0
decl (Decl
n "encoderB"
t "std_uLogic"
o 4
suid 15,0
)
declText (MLText
uid 4557,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10400,1800"
st "encoderB : std_uLogic"
)
)
*33 (PortIoIn
uid 4558,0
shape (CompositeShape
uid 4559,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4560,0
sl 0
ro 270
xt "42000,13625,43500,14375"
)
(Line
uid 4561,0
sl 0
ro 270
xt "43500,14000,44000,14000"
pts [
"43500,14000"
"44000,14000"
]
)
]
)
tg (WTG
uid 4562,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4563,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "34600,13300,41000,14700"
st "encoderI"
ju 2
blo "41000,14500"
tm "WireNameMgr"
)
s (Text
uid 4564,0
va (VaSet
font "Verdana,12,0"
)
xt "34600,14700,34600,14700"
ju 2
blo "34600,14700"
tm "SignalTypeMgr"
)
)
)
*34 (Net
uid 4571,0
decl (Decl
n "encoderI"
t "std_uLogic"
o 5
suid 16,0
)
declText (MLText
uid 4572,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,10200,1800"
st "encoderI : std_uLogic"
)
)
*35 (PortIoIn
uid 4573,0
shape (CompositeShape
uid 4574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4575,0
sl 0
ro 270
xt "42000,41625,43500,42375"
)
(Line
uid 4576,0
sl 0
ro 270
xt "43500,42000,44000,42000"
pts [
"43500,42000"
"44000,42000"
]
)
]
)
tg (WTG
uid 4577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4578,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37800,41300,41000,42700"
st "go1"
ju 2
blo "41000,42500"
tm "WireNameMgr"
)
s (Text
uid 4579,0
va (VaSet
font "Verdana,12,0"
)
xt "37800,42700,37800,42700"
ju 2
blo "37800,42700"
tm "SignalTypeMgr"
)
)
)
*36 (Net
uid 4586,0
decl (Decl
n "go1"
t "std_uLogic"
o 6
suid 17,0
)
declText (MLText
uid 4587,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,9700,1800"
st "go1      : std_uLogic"
)
)
*37 (PortIoIn
uid 4588,0
shape (CompositeShape
uid 4589,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4590,0
sl 0
ro 270
xt "42000,43625,43500,44375"
)
(Line
uid 4591,0
sl 0
ro 270
xt "43500,44000,44000,44000"
pts [
"43500,44000"
"44000,44000"
]
)
]
)
tg (WTG
uid 4592,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4593,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37800,43300,41000,44700"
st "go2"
ju 2
blo "41000,44500"
tm "WireNameMgr"
)
s (Text
uid 4594,0
va (VaSet
font "Verdana,12,0"
)
xt "37800,44700,37800,44700"
ju 2
blo "37800,44700"
tm "SignalTypeMgr"
)
)
)
*38 (Net
uid 4601,0
decl (Decl
n "go2"
t "std_uLogic"
o 7
suid 18,0
)
declText (MLText
uid 4602,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,800,9700,1800"
st "go2      : std_uLogic"
)
)
*39 (PortIoIn
uid 7303,0
shape (CompositeShape
uid 7304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7305,0
sl 0
ro 270
xt "42000,45625,43500,46375"
)
(Line
uid 7306,0
sl 0
ro 270
xt "43500,46000,44000,46000"
pts [
"43500,46000"
"44000,46000"
]
)
]
)
tg (WTG
uid 7307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7308,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35200,45500,41000,46900"
st "button4"
ju 2
blo "41000,46700"
tm "WireNameMgr"
)
s (Text
uid 7309,0
va (VaSet
font "Verdana,12,0"
)
xt "35200,46900,35200,46900"
ju 2
blo "35200,46900"
tm "SignalTypeMgr"
)
)
)
*40 (Net
uid 7316,0
lang 11
decl (Decl
n "button4"
t "std_ulogic"
o 1
suid 47,0
)
declText (MLText
uid 7317,0
va (VaSet
isHidden 1
)
xt "0,-23800,12500,-22600"
st "button4  : std_ulogic"
)
)
*41 (PortIoIn
uid 8032,0
shape (CompositeShape
uid 8033,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8034,0
sl 0
ro 270
xt "42000,17625,43500,18375"
)
(Line
uid 8035,0
sl 0
ro 270
xt "43500,18000,44000,18000"
pts [
"43500,18000"
"44000,18000"
]
)
]
)
tg (WTG
uid 8036,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8037,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37200,17300,41000,18700"
st "clock"
ju 2
blo "41000,18500"
tm "WireNameMgr"
)
s (Text
uid 8038,0
va (VaSet
font "Verdana,12,0"
)
xt "37200,18700,37200,18700"
ju 2
blo "37200,18700"
tm "SignalTypeMgr"
)
)
)
*42 (PortIoIn
uid 8039,0
shape (CompositeShape
uid 8040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8041,0
sl 0
ro 270
xt "42000,19625,43500,20375"
)
(Line
uid 8042,0
sl 0
ro 270
xt "43500,20000,44000,20000"
pts [
"43500,20000"
"44000,20000"
]
)
]
)
tg (WTG
uid 8043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8044,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "36900,19300,41000,20700"
st "reset"
ju 2
blo "41000,20500"
tm "WireNameMgr"
)
s (Text
uid 8045,0
va (VaSet
font "Verdana,12,0"
)
xt "36900,20700,36900,20700"
ju 2
blo "36900,20700"
tm "SignalTypeMgr"
)
)
)
*43 (Net
uid 9949,0
decl (Decl
n "CS1_n"
t "std_ulogic"
o 14
suid 68,0
)
declText (MLText
uid 9950,0
va (VaSet
isHidden 1
)
xt "0,400,12600,1600"
st "CS1_n    : std_ulogic"
)
)
*44 (Net
uid 9957,0
decl (Decl
n "SCL"
t "std_ulogic"
o 16
suid 69,0
)
declText (MLText
uid 9958,0
va (VaSet
isHidden 1
)
xt "0,400,11900,1600"
st "SCL      : std_ulogic"
)
)
*45 (Net
uid 9965,0
decl (Decl
n "SI"
t "std_ulogic"
o 17
suid 70,0
)
declText (MLText
uid 9966,0
va (VaSet
isHidden 1
)
xt "0,400,11300,1600"
st "SI       : std_ulogic"
)
)
*46 (Net
uid 9973,0
decl (Decl
n "A0"
t "std_ulogic"
o 13
suid 71,0
)
declText (MLText
uid 9974,0
va (VaSet
isHidden 1
)
xt "0,400,11600,1600"
st "A0       : std_ulogic"
)
)
*47 (Net
uid 9981,0
decl (Decl
n "RST_n"
t "std_ulogic"
o 15
suid 72,0
)
declText (MLText
uid 9982,0
va (VaSet
isHidden 1
)
xt "0,400,12500,1600"
st "RST_n    : std_ulogic"
)
)
*48 (PortIoOut
uid 9989,0
shape (CompositeShape
uid 9990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9991,0
sl 0
ro 270
xt "125500,83625,127000,84375"
)
(Line
uid 9992,0
sl 0
ro 270
xt "125000,84000,125500,84000"
pts [
"125000,84000"
"125500,84000"
]
)
]
)
tg (WTG
uid 9993,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9994,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128000,83300,132900,84700"
st "CS1_n"
blo "128000,84500"
tm "WireNameMgr"
)
s (Text
uid 9995,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,84700,128000,84700"
blo "128000,84700"
tm "SignalTypeMgr"
)
)
)
*49 (PortIoOut
uid 9996,0
shape (CompositeShape
uid 9997,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9998,0
sl 0
ro 270
xt "125500,85625,127000,86375"
)
(Line
uid 9999,0
sl 0
ro 270
xt "125000,86000,125500,86000"
pts [
"125000,86000"
"125500,86000"
]
)
]
)
tg (WTG
uid 10000,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10001,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128000,85300,131200,86700"
st "SCL"
blo "128000,86500"
tm "WireNameMgr"
)
s (Text
uid 10002,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,86700,128000,86700"
blo "128000,86700"
tm "SignalTypeMgr"
)
)
)
*50 (PortIoOut
uid 10003,0
shape (CompositeShape
uid 10004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10005,0
sl 0
ro 270
xt "125500,87625,127000,88375"
)
(Line
uid 10006,0
sl 0
ro 270
xt "125000,88000,125500,88000"
pts [
"125000,88000"
"125500,88000"
]
)
]
)
tg (WTG
uid 10007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10008,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128000,87300,130100,88700"
st "SI"
blo "128000,88500"
tm "WireNameMgr"
)
s (Text
uid 10009,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,88700,128000,88700"
blo "128000,88700"
tm "SignalTypeMgr"
)
)
)
*51 (PortIoOut
uid 10010,0
shape (CompositeShape
uid 10011,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10012,0
sl 0
ro 270
xt "125500,89625,127000,90375"
)
(Line
uid 10013,0
sl 0
ro 270
xt "125000,90000,125500,90000"
pts [
"125000,90000"
"125500,90000"
]
)
]
)
tg (WTG
uid 10014,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10015,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128000,89300,130400,90700"
st "A0"
blo "128000,90500"
tm "WireNameMgr"
)
s (Text
uid 10016,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,90700,128000,90700"
blo "128000,90700"
tm "SignalTypeMgr"
)
)
)
*52 (PortIoOut
uid 10017,0
shape (CompositeShape
uid 10018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10019,0
sl 0
ro 270
xt "125500,91625,127000,92375"
)
(Line
uid 10020,0
sl 0
ro 270
xt "125000,92000,125500,92000"
pts [
"125000,92000"
"125500,92000"
]
)
]
)
tg (WTG
uid 10021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10022,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "128000,91300,132700,92700"
st "RST_n"
blo "128000,92500"
tm "WireNameMgr"
)
s (Text
uid 10023,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,92700,128000,92700"
blo "128000,92700"
tm "SignalTypeMgr"
)
)
)
*53 (Blk
uid 11433,0
shape (Rectangle
uid 11434,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "61000,8000,69000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11435,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 11436,0
va (VaSet
)
xt "62950,11200,67050,12400"
st "Cursor"
blo "62950,12200"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 11437,0
va (VaSet
)
xt "62950,12400,71250,13600"
st "PositionBlock"
blo "62950,13400"
tm "BlkNameMgr"
)
*56 (Text
uid 11438,0
va (VaSet
)
xt "62950,13600,64150,14800"
st "I0"
blo "62950,14600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11439,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11440,0
text (MLText
uid 11441,0
va (VaSet
isHidden 1
)
xt "62950,21200,62950,21200"
)
header ""
)
elements [
]
)
)
*57 (Blk
uid 11442,0
shape (Rectangle
uid 11443,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "56000,38000,64000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11444,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 11445,0
va (VaSet
)
xt "57950,41200,62050,42400"
st "Cursor"
blo "57950,42200"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 11446,0
va (VaSet
)
xt "57950,42400,65450,43600"
st "ButtonBlock"
blo "57950,43400"
tm "BlkNameMgr"
)
*60 (Text
uid 11447,0
va (VaSet
)
xt "57950,43600,59850,44800"
st "I1"
blo "57950,44600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11448,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11449,0
text (MLText
uid 11450,0
va (VaSet
isHidden 1
)
xt "57950,51200,57950,51200"
)
header ""
)
elements [
]
)
)
*61 (Net
uid 11537,0
lang 11
decl (Decl
n "RaZ"
t "std_ulogic"
o 24
suid 78,0
)
declText (MLText
uid 11538,0
va (VaSet
isHidden 1
)
xt "0,0,16300,1200"
st "SIGNAL RaZ      : std_ulogic"
)
)
*62 (Net
uid 11539,0
lang 11
decl (Decl
n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 22
suid 79,0
)
declText (MLText
uid 11540,0
va (VaSet
isHidden 1
)
xt "0,0,24700,1200"
st "SIGNAL Position : unsigned(15 DOWNTO 0)"
)
)
*63 (Net
uid 11567,0
lang 11
decl (Decl
n "button"
t "unsigned"
b "(3 DOWNTO 0)"
o 26
suid 81,0
)
declText (MLText
uid 11568,0
va (VaSet
isHidden 1
)
xt "0,0,23700,1200"
st "SIGNAL button   : unsigned(3 DOWNTO 0)"
)
)
*64 (Net
uid 11579,0
lang 11
decl (Decl
n "unlock"
t "std_ulogic"
o 27
suid 83,0
)
declText (MLText
uid 11580,0
va (VaSet
isHidden 1
)
xt "0,0,16700,1200"
st "SIGNAL unlock   : std_ulogic"
)
)
*65 (Net
uid 11649,0
decl (Decl
n "sideL"
t "std_ulogic"
o 25
suid 86,0
)
declText (MLText
uid 11650,0
va (VaSet
isHidden 1
)
xt "0,0,16400,1200"
st "SIGNAL sideL    : std_ulogic"
)
)
*66 (Net
uid 11651,0
lang 11
decl (Decl
n "Power"
t "unsigned"
b "(7 DOWNTO 0)"
o 23
suid 87,0
)
declText (MLText
uid 11652,0
va (VaSet
isHidden 1
)
xt "0,0,23800,1200"
st "SIGNAL Power    : unsigned(7 DOWNTO 0)"
)
)
*67 (Net
uid 12778,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 to 16)"
o 21
suid 91,0
)
declText (MLText
uid 12779,0
va (VaSet
isHidden 1
)
xt "0,0,21100,1200"
st "testOut  : std_uLogic_vector(1 to 16)"
)
)
*68 (Blk
uid 14584,0
shape (Rectangle
uid 14585,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "79000,6000,111000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14586,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 14587,0
va (VaSet
)
xt "80950,9200,85050,10400"
st "Cursor"
blo "80950,10200"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 14588,0
va (VaSet
)
xt "80950,10400,84750,11600"
st "Main2"
blo "80950,11400"
tm "BlkNameMgr"
)
*71 (Text
uid 14589,0
va (VaSet
)
xt "80950,11600,82850,12800"
st "I4"
blo "80950,12600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14590,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14591,0
text (MLText
uid 14592,0
va (VaSet
isHidden 1
)
xt "80950,19200,80950,19200"
)
header ""
)
elements [
]
)
)
*72 (SaComponent
uid 16930,0
optionalChildren [
*73 (CptPort
uid 16922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16923,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,-5375,128000,-4625"
)
tg (CPTG
uid 16924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16925,0
va (VaSet
isHidden 1
)
xt "128000,-5300,130300,-4100"
st "in1"
blo "128000,-4300"
)
s (Text
uid 16939,0
va (VaSet
isHidden 1
)
xt "128000,-4100,128000,-4100"
blo "128000,-4100"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*74 (CptPort
uid 16926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16927,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,-5375,133750,-4625"
)
tg (CPTG
uid 16928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16929,0
va (VaSet
isHidden 1
)
xt "130000,-5300,133000,-4100"
st "out1"
ju 2
blo "133000,-4300"
)
s (Text
uid 16940,0
va (VaSet
isHidden 1
)
xt "133000,-4100,133000,-4100"
ju 2
blo "133000,-4100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 16931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,-8000,133000,-2000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 16932,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 16933,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,-6300,132010,-5300"
st "gates"
blo "128910,-5500"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 16934,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,-5300,135810,-4300"
st "bufferUlogic"
blo "128910,-4500"
tm "CptNameMgr"
)
*77 (Text
uid 16935,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,-5300,130510,-4300"
st "I2"
blo "128910,-4500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16936,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16937,0
text (MLText
uid 16938,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,600,142100,1600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 16941,0
optionalChildren [
*79 (CptPort
uid 16950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16951,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,625,128000,1375"
)
tg (CPTG
uid 16952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16953,0
va (VaSet
isHidden 1
)
xt "128000,700,130300,1900"
st "in1"
blo "128000,1700"
)
s (Text
uid 16954,0
va (VaSet
isHidden 1
)
xt "128000,1900,128000,1900"
blo "128000,1900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*80 (CptPort
uid 16955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16956,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,625,133750,1375"
)
tg (CPTG
uid 16957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16958,0
va (VaSet
isHidden 1
)
xt "130000,700,133000,1900"
st "out1"
ju 2
blo "133000,1700"
)
s (Text
uid 16959,0
va (VaSet
isHidden 1
)
xt "133000,1900,133000,1900"
ju 2
blo "133000,1900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 16942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,-2000,133000,4000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 16943,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 16944,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,-300,132010,700"
st "gates"
blo "128910,500"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 16945,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,700,135810,1700"
st "bufferUlogic"
blo "128910,1500"
tm "CptNameMgr"
)
*83 (Text
uid 16946,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,700,130510,1700"
st "I5"
blo "128910,1500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16947,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16948,0
text (MLText
uid 16949,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,6600,142100,7600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 16960,0
optionalChildren [
*85 (CptPort
uid 16969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16970,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,6625,128000,7375"
)
tg (CPTG
uid 16971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16972,0
va (VaSet
isHidden 1
)
xt "401400,18100,403700,19300"
st "in1"
blo "401400,19100"
)
s (Text
uid 16973,0
va (VaSet
isHidden 1
)
xt "401400,19300,401400,19300"
blo "401400,19300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*86 (CptPort
uid 16974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16975,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,6625,133750,7375"
)
tg (CPTG
uid 16976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16977,0
va (VaSet
isHidden 1
)
xt "130000,6700,133000,7900"
st "out1"
ju 2
blo "133000,7700"
)
s (Text
uid 16978,0
va (VaSet
isHidden 1
)
xt "133000,7900,133000,7900"
ju 2
blo "133000,7900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 16961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,4000,133000,10000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 16962,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 16963,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,5700,132010,6700"
st "gates"
blo "128910,6500"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 16964,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,6700,135810,7700"
st "bufferUlogic"
blo "128910,7500"
tm "CptNameMgr"
)
*89 (Text
uid 16965,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,6700,130510,7700"
st "I6"
blo "128910,7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16966,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16967,0
text (MLText
uid 16968,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,12600,142100,13600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*90 (SaComponent
uid 16979,0
optionalChildren [
*91 (CptPort
uid 16988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16989,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,12625,128000,13375"
)
tg (CPTG
uid 16990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16991,0
va (VaSet
isHidden 1
)
xt "128000,12700,130300,13900"
st "in1"
blo "128000,13700"
)
s (Text
uid 16992,0
va (VaSet
isHidden 1
)
xt "128000,13900,128000,13900"
blo "128000,13900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*92 (CptPort
uid 16993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16994,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,12625,133750,13375"
)
tg (CPTG
uid 16995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16996,0
va (VaSet
isHidden 1
)
xt "130000,12700,133000,13900"
st "out1"
ju 2
blo "133000,13700"
)
s (Text
uid 16997,0
va (VaSet
isHidden 1
)
xt "133000,13900,133000,13900"
ju 2
blo "133000,13900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 16980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,10000,133000,16000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 16981,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 16982,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,11700,132010,12700"
st "gates"
blo "128910,12500"
tm "BdLibraryNameMgr"
)
*94 (Text
uid 16983,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,12700,135810,13700"
st "bufferUlogic"
blo "128910,13500"
tm "CptNameMgr"
)
*95 (Text
uid 16984,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,12700,130510,13700"
st "I7"
blo "128910,13500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16985,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16986,0
text (MLText
uid 16987,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,18600,142100,19600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*96 (SaComponent
uid 17153,0
optionalChildren [
*97 (CptPort
uid 17162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17163,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,18625,128000,19375"
)
tg (CPTG
uid 17164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17165,0
va (VaSet
isHidden 1
)
xt "128000,18700,130300,19900"
st "in1"
blo "128000,19700"
)
s (Text
uid 17166,0
va (VaSet
isHidden 1
)
xt "128000,19900,128000,19900"
blo "128000,19900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*98 (CptPort
uid 17167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17168,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,18625,133750,19375"
)
tg (CPTG
uid 17169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17170,0
va (VaSet
isHidden 1
)
xt "130000,18700,133000,19900"
st "out1"
ju 2
blo "133000,19700"
)
s (Text
uid 17171,0
va (VaSet
isHidden 1
)
xt "133000,19900,133000,19900"
ju 2
blo "133000,19900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 17154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,16000,133000,22000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 17155,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 17156,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,17700,132010,18700"
st "gates"
blo "128910,18500"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 17157,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,18700,135810,19700"
st "bufferUlogic"
blo "128910,19500"
tm "CptNameMgr"
)
*101 (Text
uid 17158,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,18700,130510,19700"
st "I8"
blo "128910,19500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17159,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17160,0
text (MLText
uid 17161,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,24600,142100,25600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 17172,0
optionalChildren [
*103 (CptPort
uid 17181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17182,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,24625,128000,25375"
)
tg (CPTG
uid 17183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17184,0
va (VaSet
isHidden 1
)
xt "128000,24700,130300,25900"
st "in1"
blo "128000,25700"
)
s (Text
uid 17185,0
va (VaSet
isHidden 1
)
xt "128000,25900,128000,25900"
blo "128000,25900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*104 (CptPort
uid 17186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17187,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,24625,133750,25375"
)
tg (CPTG
uid 17188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17189,0
va (VaSet
isHidden 1
)
xt "130000,24700,133000,25900"
st "out1"
ju 2
blo "133000,25700"
)
s (Text
uid 17190,0
va (VaSet
isHidden 1
)
xt "133000,25900,133000,25900"
ju 2
blo "133000,25900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 17173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,22000,133000,28000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 17174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 17175,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,23700,132010,24700"
st "gates"
blo "128910,24500"
tm "BdLibraryNameMgr"
)
*106 (Text
uid 17176,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,24700,135810,25700"
st "bufferUlogic"
blo "128910,25500"
tm "CptNameMgr"
)
*107 (Text
uid 17177,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,24700,130510,25700"
st "I9"
blo "128910,25500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17179,0
text (MLText
uid 17180,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,30600,142100,31600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*108 (SaComponent
uid 17191,0
optionalChildren [
*109 (CptPort
uid 17200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17201,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,30625,128000,31375"
)
tg (CPTG
uid 17202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17203,0
va (VaSet
isHidden 1
)
xt "401400,42100,403700,43300"
st "in1"
blo "401400,43100"
)
s (Text
uid 17204,0
va (VaSet
isHidden 1
)
xt "401400,43300,401400,43300"
blo "401400,43300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*110 (CptPort
uid 17205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17206,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,30625,133750,31375"
)
tg (CPTG
uid 17207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17208,0
va (VaSet
isHidden 1
)
xt "130000,30700,133000,31900"
st "out1"
ju 2
blo "133000,31700"
)
s (Text
uid 17209,0
va (VaSet
isHidden 1
)
xt "133000,31900,133000,31900"
ju 2
blo "133000,31900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 17192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,28000,133000,34000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 17193,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 17194,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,29700,132010,30700"
st "gates"
blo "128910,30500"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 17195,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,30700,135810,31700"
st "bufferUlogic"
blo "128910,31500"
tm "CptNameMgr"
)
*113 (Text
uid 17196,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,30700,131110,31700"
st "I10"
blo "128910,31500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17197,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17198,0
text (MLText
uid 17199,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,36600,142100,37600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*114 (SaComponent
uid 17210,0
optionalChildren [
*115 (CptPort
uid 17219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17220,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,36625,128000,37375"
)
tg (CPTG
uid 17221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17222,0
va (VaSet
isHidden 1
)
xt "128000,36700,130300,37900"
st "in1"
blo "128000,37700"
)
s (Text
uid 17223,0
va (VaSet
isHidden 1
)
xt "128000,37900,128000,37900"
blo "128000,37900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*116 (CptPort
uid 17224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17225,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,36625,133750,37375"
)
tg (CPTG
uid 17226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17227,0
va (VaSet
isHidden 1
)
xt "130000,36700,133000,37900"
st "out1"
ju 2
blo "133000,37700"
)
s (Text
uid 17228,0
va (VaSet
isHidden 1
)
xt "133000,37900,133000,37900"
ju 2
blo "133000,37900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 17211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,34000,133000,40000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 17212,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 17213,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,35700,132010,36700"
st "gates"
blo "128910,36500"
tm "BdLibraryNameMgr"
)
*118 (Text
uid 17214,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,36700,135810,37700"
st "bufferUlogic"
blo "128910,37500"
tm "CptNameMgr"
)
*119 (Text
uid 17215,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,36700,131110,37700"
st "I11"
blo "128910,37500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17216,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17217,0
text (MLText
uid 17218,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,42600,142100,43600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*120 (SaComponent
uid 17719,0
optionalChildren [
*121 (CptPort
uid 17728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17729,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,50625,128000,51375"
)
tg (CPTG
uid 17730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17731,0
va (VaSet
isHidden 1
)
xt "128000,50700,130300,51900"
st "in1"
blo "128000,51700"
)
s (Text
uid 17732,0
va (VaSet
isHidden 1
)
xt "128000,51900,128000,51900"
blo "128000,51900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*122 (CptPort
uid 17733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17734,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,50625,133750,51375"
)
tg (CPTG
uid 17735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17736,0
va (VaSet
isHidden 1
)
xt "130000,50700,133000,51900"
st "out1"
ju 2
blo "133000,51700"
)
s (Text
uid 17737,0
va (VaSet
isHidden 1
)
xt "133000,51900,133000,51900"
ju 2
blo "133000,51900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 17720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,48000,133000,54000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 17721,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 17722,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,49700,132010,50700"
st "gates"
blo "128910,50500"
tm "BdLibraryNameMgr"
)
*124 (Text
uid 17723,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,50700,135810,51700"
st "bufferUlogic"
blo "128910,51500"
tm "CptNameMgr"
)
*125 (Text
uid 17724,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,50700,131110,51700"
st "I12"
blo "128910,51500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17725,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17726,0
text (MLText
uid 17727,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,56600,142100,57600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*126 (SaComponent
uid 17752,0
optionalChildren [
*127 (CptPort
uid 17761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17762,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127250,44625,128000,45375"
)
tg (CPTG
uid 17763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17764,0
va (VaSet
isHidden 1
)
xt "128000,44700,130300,45900"
st "in1"
blo "128000,45700"
)
s (Text
uid 17765,0
va (VaSet
isHidden 1
)
xt "128000,45900,128000,45900"
blo "128000,45900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*128 (CptPort
uid 17766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17767,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,44625,133750,45375"
)
tg (CPTG
uid 17768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17769,0
va (VaSet
isHidden 1
)
xt "130000,44700,133000,45900"
st "out1"
ju 2
blo "133000,45700"
)
s (Text
uid 17770,0
va (VaSet
isHidden 1
)
xt "133000,45900,133000,45900"
ju 2
blo "133000,45900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 17753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128000,42000,133000,48000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 17754,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 17755,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,43700,132010,44700"
st "gates"
blo "128910,44500"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 17756,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "128910,44700,135810,45700"
st "bufferUlogic"
blo "128910,45500"
tm "CptNameMgr"
)
*131 (Text
uid 17757,0
va (VaSet
font "Verdana,8,1"
)
xt "128910,44700,131110,45700"
st "I13"
blo "128910,45500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17758,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17759,0
text (MLText
uid 17760,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "128000,50600,142100,51600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*132 (CommentText
uid 18104,0
shape (Rectangle
uid 18105,0
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "143000,66000,153000,69000"
)
oxt "0,0,15000,5000"
text (MLText
uid 18106,0
va (VaSet
fg "65535,0,0"
)
xt "143200,66200,152300,68600"
st "
side2 = droite
side1 = gauche

"
tm "CommentText"
wrapOption 3
visibleHeight 2600
visibleWidth 9600
)
)
*133 (Net
uid 18926,0
lang 11
decl (Decl
n "LOW"
t "std_uLogic"
o 28
suid 111,0
)
declText (MLText
uid 18927,0
va (VaSet
isHidden 1
)
xt "0,0,17000,1200"
st "SIGNAL LOW      : std_uLogic"
)
)
*134 (SaComponent
uid 18941,0
optionalChildren [
*135 (CptPort
uid 18937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18938,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "80625,-9750,81375,-9000"
)
tg (CPTG
uid 18939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18940,0
va (VaSet
isHidden 1
)
xt "80100,-9000,84500,-7800"
st "logic_0"
ju 2
blo "84500,-8000"
)
s (Text
uid 18950,0
va (VaSet
)
xt "84500,-7800,84500,-7800"
ju 2
blo "84500,-7800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 18942,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "78000,-9000,83000,-3000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 18943,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 18944,0
va (VaSet
font "Verdana,8,1"
)
xt "77910,-3300,81010,-2300"
st "gates"
blo "77910,-2500"
tm "BdLibraryNameMgr"
)
*137 (Text
uid 18945,0
va (VaSet
font "Verdana,8,1"
)
xt "77910,-2300,81410,-1300"
st "logic0"
blo "77910,-1500"
tm "CptNameMgr"
)
*138 (Text
uid 18946,0
va (VaSet
font "Verdana,8,1"
)
xt "77910,-1300,80110,-300"
st "I14"
blo "77910,-500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18947,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18948,0
text (MLText
uid 18949,0
va (VaSet
font "Verdana,8,0"
)
xt "78000,-400,78000,-400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*139 (SaComponent
uid 18967,0
optionalChildren [
*140 (CptPort
uid 18963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18964,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "98625,-8000,99375,-7250"
)
tg (CPTG
uid 18965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18966,0
va (VaSet
isHidden 1
)
xt "100000,-9000,104400,-7800"
st "logic_1"
blo "100000,-8000"
)
s (Text
uid 18976,0
va (VaSet
)
xt "100000,-7800,100000,-7800"
blo "100000,-7800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 18968,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,-14000,101000,-8000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 18969,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 18970,0
va (VaSet
font "Verdana,8,1"
)
xt "95910,-10300,99010,-9300"
st "gates"
blo "95910,-9500"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 18971,0
va (VaSet
font "Verdana,8,1"
)
xt "95910,-9300,99410,-8300"
st "logic1"
blo "95910,-8500"
tm "CptNameMgr"
)
*143 (Text
uid 18972,0
va (VaSet
font "Verdana,8,1"
)
xt "95910,-8300,98110,-7300"
st "I15"
blo "95910,-7500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18973,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18974,0
text (MLText
uid 18975,0
va (VaSet
font "Verdana,8,0"
)
xt "96000,-5400,96000,-5400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*144 (Net
uid 18985,0
decl (Decl
n "HIGH"
t "std_uLogic"
o 29
suid 113,0
)
declText (MLText
uid 18986,0
va (VaSet
isHidden 1
)
xt "0,0,17200,1200"
st "SIGNAL HIGH     : std_uLogic"
)
)
*145 (Blk
uid 19388,0
shape (Rectangle
uid 19389,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "119000,57000,136000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19390,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 19391,0
va (VaSet
)
xt "124950,63200,129050,64400"
st "Cursor"
blo "124950,64200"
tm "BdLibraryNameMgr"
)
*147 (Text
uid 19392,0
va (VaSet
)
xt "124950,64400,129250,65600"
st "driver2"
blo "124950,65400"
tm "BlkNameMgr"
)
*148 (Text
uid 19393,0
va (VaSet
)
xt "124950,65600,127550,66800"
st "I16"
blo "124950,66600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19394,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19395,0
text (MLText
uid 19396,0
va (VaSet
isHidden 1
)
xt "124950,73200,124950,73200"
)
header ""
)
elements [
]
)
)
*149 (SaComponent
uid 19625,0
optionalChildren [
*150 (CptPort
uid 19604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19605,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "154250,36625,155000,37375"
)
tg (CPTG
uid 19606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19607,0
va (VaSet
)
xt "156000,36500,157500,37700"
st "D"
blo "156000,37500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*151 (CptPort
uid 19608,0
optionalChildren [
*152 (FFT
pts [
"155750,43000"
"155000,43375"
"155000,42625"
]
uid 19612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,42625,155750,43375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19609,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "154250,42625,155000,43375"
)
tg (CPTG
uid 19610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19611,0
va (VaSet
)
xt "156000,42600,158800,43800"
st "CLK"
blo "156000,43600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*153 (CptPort
uid 19613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19614,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "157625,45000,158375,45750"
)
tg (CPTG
uid 19615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19616,0
va (VaSet
)
xt "157000,44000,159800,45200"
st "CLR"
blo "157000,45000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*154 (CptPort
uid 19617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19618,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "161000,36625,161750,37375"
)
tg (CPTG
uid 19619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19620,0
va (VaSet
)
xt "158400,36500,160000,37700"
st "Q"
ju 2
blo "160000,37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
*155 (CptPort
uid 19621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19622,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "154250,38625,155000,39375"
)
tg (CPTG
uid 19623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19624,0
va (VaSet
)
xt "156000,38500,157400,39700"
st "E"
blo "156000,39500"
)
)
thePort (LogicalPort
decl (Decl
n "E"
t "std_uLogic"
o 5
suid 5,0
)
)
)
]
shape (Rectangle
uid 19626,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "155000,35000,161000,45000"
)
showPorts 0
oxt "36000,11000,42000,21000"
ttg (MlTextGroup
uid 19627,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 19628,0
va (VaSet
font "Verdana,8,1"
)
xt "161600,40700,167600,41700"
st "sequential"
blo "161600,41500"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 19629,0
va (VaSet
font "Verdana,8,1"
)
xt "161600,41700,164400,42700"
st "DFFE"
blo "161600,42500"
tm "CptNameMgr"
)
*158 (Text
uid 19630,0
va (VaSet
font "Verdana,8,1"
)
xt "161600,42700,163200,43700"
st "I3"
blo "161600,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19631,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19632,0
text (MLText
uid 19633,0
va (VaSet
font "Verdana,8,0"
)
xt "162000,45600,176100,46600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*159 (Net
uid 19634,0
decl (Decl
n "test"
t "std_ulogic"
o 25
suid 116,0
)
declText (MLText
uid 19635,0
va (VaSet
isHidden 1
)
xt "0,0,16000,1200"
st "SIGNAL test     : std_ulogic"
)
)
*160 (Wire
uid 2282,0
shape (OrthoPolyLine
uid 2283,0
va (VaSet
vasetType 3
)
xt "44000,40000,56000,40000"
pts [
"44000,40000"
"56000,40000"
]
)
start &14
end &57
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2289,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,38600,48900,39900"
st "restart"
blo "44000,39600"
tm "WireNameMgr"
)
)
on &15
)
*161 (Wire
uid 2315,0
shape (OrthoPolyLine
uid 2316,0
va (VaSet
vasetType 3
)
xt "44000,60000,79000,60000"
pts [
"44000,60000"
"79000,60000"
]
)
start &16
end &68
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2320,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,58600,49600,59900"
st "testMode"
blo "44000,59600"
tm "WireNameMgr"
)
)
on &17
)
*162 (Wire
uid 3266,0
shape (OrthoPolyLine
uid 3267,0
va (VaSet
vasetType 3
)
xt "44000,56000,79000,56000"
pts [
"44000,56000"
"79000,56000"
]
)
start &19
end &68
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3271,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,54600,48900,55900"
st "sensor1"
blo "44000,55600"
tm "WireNameMgr"
)
)
on &20
)
*163 (Wire
uid 3281,0
shape (OrthoPolyLine
uid 3282,0
va (VaSet
vasetType 3
)
xt "44000,54000,79000,54000"
pts [
"44000,54000"
"79000,54000"
]
)
start &21
end &68
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3286,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,52600,48900,53900"
st "sensor2"
blo "44000,53600"
tm "WireNameMgr"
)
)
on &22
)
*164 (Wire
uid 4262,0
shape (OrthoPolyLine
uid 4263,0
va (VaSet
vasetType 3
)
xt "136000,68000,140000,68000"
pts [
"136000,68000"
"140000,68000"
]
)
start &145
end &25
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4267,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,66600,139500,67900"
st "side1"
blo "136000,67600"
tm "WireNameMgr"
)
)
on &26
)
*165 (Wire
uid 4277,0
shape (OrthoPolyLine
uid 4278,0
va (VaSet
vasetType 3
)
xt "136000,66000,140000,66000"
pts [
"136000,66000"
"140000,66000"
]
)
start &145
end &27
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4282,0
va (VaSet
font "Verdana,12,0"
)
xt "136000,64600,139500,65900"
st "side2"
blo "136000,65600"
tm "WireNameMgr"
)
)
on &28
)
*166 (Wire
uid 4535,0
shape (OrthoPolyLine
uid 4536,0
va (VaSet
vasetType 3
)
xt "44000,10000,61000,10000"
pts [
"44000,10000"
"61000,10000"
]
)
start &29
end &53
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4540,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,8600,49600,9900"
st "encoderA"
blo "44000,9600"
tm "WireNameMgr"
)
)
on &30
)
*167 (Wire
uid 4550,0
shape (OrthoPolyLine
uid 4551,0
va (VaSet
vasetType 3
)
xt "44000,12000,61000,12000"
pts [
"44000,12000"
"61000,12000"
]
)
start &31
end &53
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4555,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,10600,49600,11900"
st "encoderB"
blo "44000,11600"
tm "WireNameMgr"
)
)
on &32
)
*168 (Wire
uid 4565,0
shape (OrthoPolyLine
uid 4566,0
va (VaSet
vasetType 3
)
xt "44000,14000,61000,14000"
pts [
"44000,14000"
"61000,14000"
]
)
start &33
end &53
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4570,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,12600,52400,14000"
st "encoderI"
blo "46000,13800"
tm "WireNameMgr"
)
)
on &34
)
*169 (Wire
uid 4580,0
shape (OrthoPolyLine
uid 4581,0
va (VaSet
vasetType 3
)
xt "44000,42000,56000,42000"
pts [
"44000,42000"
"56000,42000"
]
)
start &35
end &57
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4585,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,40600,46100,41900"
st "go1"
blo "44000,41600"
tm "WireNameMgr"
)
)
on &36
)
*170 (Wire
uid 4595,0
shape (OrthoPolyLine
uid 4596,0
va (VaSet
vasetType 3
)
xt "44000,44000,56000,44000"
pts [
"44000,44000"
"56000,44000"
]
)
start &37
end &57
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4600,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,42600,46100,43900"
st "go2"
blo "44000,43600"
tm "WireNameMgr"
)
)
on &38
)
*171 (Wire
uid 4978,0
shape (OrthoPolyLine
uid 4979,0
va (VaSet
vasetType 3
)
xt "44000,20000,51250,20000"
pts [
"44000,20000"
"51250,20000"
]
)
start &42
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4985,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,18600,48100,20000"
st "reset"
blo "44000,19800"
tm "WireNameMgr"
)
)
on &1
)
*172 (Wire
uid 4986,0
shape (OrthoPolyLine
uid 4987,0
va (VaSet
vasetType 3
)
xt "44000,18000,51250,18000"
pts [
"51250,18000"
"44000,18000"
]
)
end &41
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4993,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,16600,47800,18000"
st "clock"
blo "44000,17800"
tm "WireNameMgr"
)
)
on &2
)
*173 (Wire
uid 6102,0
shape (OrthoPolyLine
uid 6103,0
va (VaSet
vasetType 3
)
xt "136000,60000,140000,60000"
pts [
"136000,60000"
"140000,60000"
]
)
start &145
end &23
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6105,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,58600,144300,60000"
st "motorOn"
blo "138000,59800"
tm "WireNameMgr"
)
)
on &24
)
*174 (Wire
uid 7310,0
shape (OrthoPolyLine
uid 7311,0
va (VaSet
vasetType 3
)
xt "44000,46000,56000,46000"
pts [
"44000,46000"
"56000,46000"
]
)
start &39
end &57
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7315,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,44600,49800,46000"
st "button4"
blo "44000,45800"
tm "WireNameMgr"
)
)
on &40
)
*175 (Wire
uid 9951,0
shape (OrthoPolyLine
uid 9952,0
va (VaSet
vasetType 3
)
xt "117750,84000,125000,84000"
pts [
"117750,84000"
"125000,84000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9956,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,82600,125500,83900"
st "CS1_n"
blo "122000,83600"
tm "WireNameMgr"
)
)
on &43
)
*176 (Wire
uid 9959,0
shape (OrthoPolyLine
uid 9960,0
va (VaSet
vasetType 3
)
xt "117750,86000,125000,86000"
pts [
"117750,86000"
"125000,86000"
]
)
end &49
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9964,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,84600,124100,85900"
st "SCL"
blo "122000,85600"
tm "WireNameMgr"
)
)
on &44
)
*177 (Wire
uid 9967,0
shape (OrthoPolyLine
uid 9968,0
va (VaSet
vasetType 3
)
xt "117750,88000,125000,88000"
pts [
"117750,88000"
"125000,88000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9972,0
va (VaSet
font "Verdana,12,0"
)
xt "123000,86600,124400,87900"
st "SI"
blo "123000,87600"
tm "WireNameMgr"
)
)
on &45
)
*178 (Wire
uid 9975,0
shape (OrthoPolyLine
uid 9976,0
va (VaSet
vasetType 3
)
xt "117750,90000,125000,90000"
pts [
"117750,90000"
"125000,90000"
]
)
end &51
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9980,0
va (VaSet
font "Verdana,12,0"
)
xt "123000,88600,124400,89900"
st "A0"
blo "123000,89600"
tm "WireNameMgr"
)
)
on &46
)
*179 (Wire
uid 9983,0
shape (OrthoPolyLine
uid 9984,0
va (VaSet
vasetType 3
)
xt "117750,92000,125000,92000"
pts [
"117750,92000"
"125000,92000"
]
)
end &52
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9988,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,90600,125500,91900"
st "RST_n"
blo "122000,91600"
tm "WireNameMgr"
)
)
on &47
)
*180 (Wire
uid 11487,0
shape (OrthoPolyLine
uid 11488,0
va (VaSet
vasetType 3
)
xt "56000,16000,61000,16000"
pts [
"61000,16000"
"56000,16000"
]
)
start &53
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11494,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,14600,60800,16000"
st "clock"
blo "57000,15800"
tm "WireNameMgr"
)
)
on &2
)
*181 (Wire
uid 11497,0
shape (OrthoPolyLine
uid 11498,0
va (VaSet
vasetType 3
)
xt "56000,17000,61000,17000"
pts [
"61000,17000"
"56000,17000"
"56000,17000"
]
)
start &53
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11504,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,15600,61100,17000"
st "reset"
blo "57000,16800"
tm "WireNameMgr"
)
)
on &1
)
*182 (Wire
uid 11519,0
shape (OrthoPolyLine
uid 11520,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,10000,79000,10000"
pts [
"69000,10000"
"79000,10000"
]
)
start &53
end &68
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11526,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,8600,79800,10000"
st "Position"
blo "74000,9800"
tm "WireNameMgr"
)
)
on &62
)
*183 (Wire
uid 11529,0
shape (OrthoPolyLine
uid 11530,0
va (VaSet
vasetType 3
)
xt "69000,17000,79000,17000"
pts [
"79000,17000"
"69000,17000"
]
)
start &68
end &53
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11536,0
va (VaSet
font "Verdana,12,0"
)
xt "75000,15600,78200,17000"
st "RaZ"
blo "75000,16800"
tm "WireNameMgr"
)
)
on &61
)
*184 (Wire
uid 11541,0
shape (OrthoPolyLine
uid 11542,0
va (VaSet
vasetType 3
)
xt "49000,49000,56000,49000"
pts [
"56000,49000"
"49000,49000"
]
)
start &57
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11548,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,47600,55800,49000"
st "clock"
blo "52000,48800"
tm "WireNameMgr"
)
)
on &2
)
*185 (Wire
uid 11549,0
shape (OrthoPolyLine
uid 11550,0
va (VaSet
vasetType 3
)
xt "49000,50000,56000,50000"
pts [
"56000,50000"
"49000,50000"
"49000,50000"
]
)
start &57
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11556,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,48600,56100,50000"
st "reset"
blo "52000,49800"
tm "WireNameMgr"
)
)
on &1
)
*186 (Wire
uid 11559,0
shape (OrthoPolyLine
uid 11560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64000,42000,79000,42000"
pts [
"64000,42000"
"79000,42000"
]
)
start &57
end &68
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 11565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11566,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,40600,77200,42000"
st "button : (3:0)"
blo "67000,41800"
tm "WireNameMgr"
)
)
on &63
)
*187 (Wire
uid 11571,0
shape (OrthoPolyLine
uid 11572,0
va (VaSet
vasetType 3
)
xt "64000,48000,79000,48000"
pts [
"79000,48000"
"64000,48000"
]
)
start &68
end &57
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11578,0
va (VaSet
font "Verdana,12,0"
)
xt "75000,46600,79800,48000"
st "unlock"
blo "75000,47800"
tm "WireNameMgr"
)
)
on &64
)
*188 (Wire
uid 11589,0
shape (OrthoPolyLine
uid 11590,0
va (VaSet
vasetType 3
)
xt "62000,62000,79000,62000"
pts [
"79000,62000"
"62000,62000"
]
)
start &68
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11596,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,60600,77100,62000"
st "reset"
blo "73000,61800"
tm "WireNameMgr"
)
)
on &1
)
*189 (Wire
uid 11597,0
shape (OrthoPolyLine
uid 11598,0
va (VaSet
vasetType 3
)
xt "62000,61000,79000,61000"
pts [
"79000,61000"
"62000,61000"
]
)
start &68
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11604,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,59600,67800,61000"
st "clock"
blo "64000,60800"
tm "WireNameMgr"
)
)
on &2
)
*190 (Wire
uid 11631,0
shape (OrthoPolyLine
uid 11632,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,62000,119000,62000"
pts [
"111000,62000"
"119000,62000"
]
)
start &68
end &145
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11638,0
va (VaSet
font "Verdana,12,0"
)
xt "113000,60600,117800,62000"
st "Power"
blo "113000,61800"
tm "WireNameMgr"
)
)
on &66
)
*191 (Wire
uid 11641,0
shape (OrthoPolyLine
uid 11642,0
va (VaSet
vasetType 3
)
xt "111000,66000,119000,66000"
pts [
"111000,66000"
"119000,66000"
]
)
start &68
end &145
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11648,0
va (VaSet
font "Verdana,12,0"
)
xt "113000,64600,117100,66000"
st "sideL"
blo "113000,65800"
tm "WireNameMgr"
)
)
on &65
)
*192 (Wire
uid 11657,0
shape (OrthoPolyLine
uid 11658,0
va (VaSet
vasetType 3
)
xt "112000,71000,119000,71000"
pts [
"119000,71000"
"112000,71000"
]
)
start &145
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11664,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,69600,119100,71000"
st "reset"
blo "115000,70800"
tm "WireNameMgr"
)
)
on &1
)
*193 (Wire
uid 11665,0
shape (OrthoPolyLine
uid 11666,0
va (VaSet
vasetType 3
)
xt "112000,70000,119000,70000"
pts [
"119000,70000"
"112000,70000"
]
)
start &145
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11672,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,68600,118800,70000"
st "clock"
blo "115000,69800"
tm "WireNameMgr"
)
)
on &2
)
*194 (Wire
uid 12780,0
shape (OrthoPolyLine
uid 12781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "152000,19000,163000,19000"
pts [
"152000,19000"
"163000,19000"
]
)
end &18
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 12782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12783,0
va (VaSet
font "Verdana,12,0"
)
xt "157750,17600,163350,19000"
st "testOut"
blo "157750,18800"
tm "WireNameMgr"
)
)
on &67
)
*195 (Wire
uid 16998,0
shape (OrthoPolyLine
uid 16999,0
va (VaSet
vasetType 3
)
xt "121000,-5000,128000,-5000"
pts [
"121000,-5000"
"128000,-5000"
]
)
end &73
sat 16
eat 32
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17001,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-7400,128200,-6000"
st "Position(15)"
blo "119000,-6200"
tm "WireNameMgr"
)
)
on &62
)
*196 (Wire
uid 17022,0
shape (OrthoPolyLine
uid 17023,0
va (VaSet
vasetType 3
)
xt "133000,-5000,140000,-5000"
pts [
"133000,-5000"
"140000,-5000"
]
)
start &74
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17025,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,-6400,141200,-5000"
st "testOut(1)"
blo "133000,-5200"
tm "WireNameMgr"
)
)
on &67
)
*197 (Wire
uid 17028,0
shape (OrthoPolyLine
uid 17029,0
va (VaSet
vasetType 3
)
xt "133000,1000,140000,1000"
pts [
"133000,1000"
"140000,1000"
]
)
start &80
sat 32
eat 16
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17031,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,-400,141200,1000"
st "testOut(2)"
blo "133000,800"
tm "WireNameMgr"
)
)
on &67
)
*198 (Wire
uid 17034,0
shape (OrthoPolyLine
uid 17035,0
va (VaSet
vasetType 3
)
xt "133000,7000,140000,7000"
pts [
"133000,7000"
"140000,7000"
]
)
start &86
sat 32
eat 16
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17037,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,5600,141200,7000"
st "testOut(3)"
blo "133000,6800"
tm "WireNameMgr"
)
)
on &67
)
*199 (Wire
uid 17040,0
shape (OrthoPolyLine
uid 17041,0
va (VaSet
vasetType 3
)
xt "133000,13000,140000,13000"
pts [
"133000,13000"
"140000,13000"
]
)
start &92
sat 32
eat 16
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17043,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,11600,141200,13000"
st "testOut(4)"
blo "133000,12800"
tm "WireNameMgr"
)
)
on &67
)
*200 (Wire
uid 17253,0
shape (OrthoPolyLine
uid 17254,0
va (VaSet
vasetType 3
)
xt "133000,19000,140000,19000"
pts [
"133000,19000"
"140000,19000"
]
)
start &98
sat 32
eat 16
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17256,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,17600,141200,19000"
st "testOut(5)"
blo "133000,18800"
tm "WireNameMgr"
)
)
on &67
)
*201 (Wire
uid 17259,0
shape (OrthoPolyLine
uid 17260,0
va (VaSet
vasetType 3
)
xt "133000,25000,140000,25000"
pts [
"133000,25000"
"140000,25000"
]
)
start &104
sat 32
eat 16
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17262,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,23600,141200,25000"
st "testOut(6)"
blo "133000,24800"
tm "WireNameMgr"
)
)
on &67
)
*202 (Wire
uid 17265,0
shape (OrthoPolyLine
uid 17266,0
va (VaSet
vasetType 3
)
xt "133000,31000,140000,31000"
pts [
"133000,31000"
"140000,31000"
]
)
start &110
sat 32
eat 16
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17268,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,29600,141200,31000"
st "testOut(7)"
blo "133000,30800"
tm "WireNameMgr"
)
)
on &67
)
*203 (Wire
uid 17271,0
shape (OrthoPolyLine
uid 17272,0
va (VaSet
vasetType 3
)
xt "133000,37000,140000,37000"
pts [
"133000,37000"
"140000,37000"
]
)
start &116
sat 32
eat 16
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17274,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,35600,141200,37000"
st "testOut(8)"
blo "133000,36800"
tm "WireNameMgr"
)
)
on &67
)
*204 (Wire
uid 17740,0
shape (OrthoPolyLine
uid 17741,0
va (VaSet
vasetType 3
)
xt "121000,51000,128000,51000"
pts [
"128000,51000"
"121000,51000"
]
)
start &121
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 17744,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17745,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,49600,126200,51000"
st "side2"
blo "122000,50800"
tm "WireNameMgr"
)
s (Text
uid 18250,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "122000,51000,122000,51000"
blo "122000,51000"
tm "SignalTypeMgr"
)
)
on &28
)
*205 (Wire
uid 17746,0
shape (OrthoPolyLine
uid 17747,0
va (VaSet
vasetType 3
)
xt "133000,51000,140000,51000"
pts [
"133000,51000"
"140000,51000"
]
)
start &122
sat 32
eat 16
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17749,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,49600,142000,51000"
st "testOut(15)"
blo "133000,50800"
tm "WireNameMgr"
)
)
on &67
)
*206 (Wire
uid 17771,0
shape (OrthoPolyLine
uid 17772,0
va (VaSet
vasetType 3
)
xt "133000,45000,140000,45000"
pts [
"133000,45000"
"140000,45000"
]
)
start &128
sat 32
eat 16
sl "(16)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17774,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,43600,142000,45000"
st "testOut(16)"
blo "133000,44800"
tm "WireNameMgr"
)
)
on &67
)
*207 (Wire
uid 17779,0
shape (OrthoPolyLine
uid 17780,0
va (VaSet
vasetType 3
)
xt "121000,45000,128000,45000"
pts [
"128000,45000"
"121000,45000"
]
)
start &127
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 17783,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17784,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,43600,126200,45000"
st "side1"
blo "122000,44800"
tm "WireNameMgr"
)
s (Text
uid 18257,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "122000,45000,122000,45000"
blo "122000,45000"
tm "SignalTypeMgr"
)
)
on &26
)
*208 (Wire
uid 18098,0
shape (OrthoPolyLine
uid 18099,0
va (VaSet
vasetType 3
)
xt "121000,37000,128000,37000"
pts [
"128000,37000"
"121000,37000"
]
)
start &115
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 18102,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18103,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,34600,122300,36000"
st "test"
blo "119000,35800"
tm "WireNameMgr"
)
s (Text
uid 18268,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "119000,36000,119000,36000"
blo "119000,36000"
tm "SignalTypeMgr"
)
)
on &159
)
*209 (Wire
uid 18269,0
shape (OrthoPolyLine
uid 18270,0
va (VaSet
vasetType 3
)
xt "121000,1000,128000,1000"
pts [
"121000,1000"
"128000,1000"
]
)
end &79
sat 16
eat 32
sl "(14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18276,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-1400,128200,0"
st "Position(14)"
blo "119000,-200"
tm "WireNameMgr"
)
)
on &62
)
*210 (Wire
uid 18277,0
shape (OrthoPolyLine
uid 18278,0
va (VaSet
vasetType 3
)
xt "121000,25000,128000,25000"
pts [
"121000,25000"
"128000,25000"
]
)
end &103
sat 16
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18284,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,22600,128200,24000"
st "Position(10)"
blo "119000,23800"
tm "WireNameMgr"
)
)
on &62
)
*211 (Wire
uid 18285,0
shape (OrthoPolyLine
uid 18286,0
va (VaSet
vasetType 3
)
xt "121000,31000,128000,31000"
pts [
"121000,31000"
"128000,31000"
]
)
end &109
sat 16
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18292,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,28600,127400,30000"
st "Position(9)"
blo "119000,29800"
tm "WireNameMgr"
)
)
on &62
)
*212 (Wire
uid 18293,0
shape (OrthoPolyLine
uid 18294,0
va (VaSet
vasetType 3
)
xt "121000,7000,128000,7000"
pts [
"121000,7000"
"128000,7000"
]
)
end &85
sat 16
eat 32
sl "(13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18300,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,4600,128200,6000"
st "Position(13)"
blo "119000,5800"
tm "WireNameMgr"
)
)
on &62
)
*213 (Wire
uid 18301,0
shape (OrthoPolyLine
uid 18302,0
va (VaSet
vasetType 3
)
xt "121000,13000,128000,13000"
pts [
"121000,13000"
"128000,13000"
]
)
end &91
sat 16
eat 32
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18308,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,10600,128200,12000"
st "Position(12)"
blo "119000,11800"
tm "WireNameMgr"
)
)
on &62
)
*214 (Wire
uid 18309,0
shape (OrthoPolyLine
uid 18310,0
va (VaSet
vasetType 3
)
xt "121000,19000,128000,19000"
pts [
"121000,19000"
"128000,19000"
]
)
end &97
sat 16
eat 32
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18316,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,16600,128200,18000"
st "Position(11)"
blo "119000,17800"
tm "WireNameMgr"
)
)
on &62
)
*215 (Wire
uid 18918,0
shape (OrthoPolyLine
uid 18919,0
va (VaSet
vasetType 3
)
xt "81000,-9000,88000,-9000"
pts [
"81000,-9000"
"88000,-9000"
]
)
start &135
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18925,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,-10400,86800,-9000"
st "LOW"
blo "83000,-9200"
tm "WireNameMgr"
)
)
on &133
)
*216 (Wire
uid 18979,0
shape (OrthoPolyLine
uid 18980,0
va (VaSet
vasetType 3
)
xt "99000,-8000,105000,-8000"
pts [
"99000,-8000"
"105000,-8000"
]
)
start &140
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 18983,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18984,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,-9400,105000,-8000"
st "HIGH"
blo "101000,-8200"
tm "WireNameMgr"
)
s (Text
uid 19140,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "101000,-8000,101000,-8000"
blo "101000,-8000"
tm "SignalTypeMgr"
)
)
on &144
)
*217 (Wire
uid 19638,0
shape (OrthoPolyLine
uid 19639,0
va (VaSet
vasetType 3
)
xt "150000,43000,155000,43000"
pts [
"155000,43000"
"150000,43000"
]
)
start &151
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 19642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19643,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,41600,154800,43000"
st "clock"
blo "151000,42800"
tm "WireNameMgr"
)
)
on &2
)
*218 (Wire
uid 19646,0
shape (OrthoPolyLine
uid 19647,0
va (VaSet
vasetType 3
)
xt "158000,45000,158000,50000"
pts [
"158000,45000"
"158000,50000"
]
)
start &153
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 19650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19651,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "156600,46100,158000,50200"
st "reset"
blo "157800,50200"
tm "WireNameMgr"
)
)
on &1
)
*219 (Wire
uid 19654,0
shape (OrthoPolyLine
uid 19655,0
va (VaSet
vasetType 3
)
xt "161000,37000,166000,37000"
pts [
"161000,37000"
"166000,37000"
]
)
start &154
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 19658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19659,0
va (VaSet
font "Verdana,12,0"
)
xt "163000,35600,166300,37000"
st "test"
blo "163000,36800"
tm "WireNameMgr"
)
)
on &159
)
*220 (Wire
uid 19662,0
shape (OrthoPolyLine
uid 19663,0
va (VaSet
vasetType 3
)
xt "150000,37000,155000,37000"
pts [
"155000,37000"
"150000,37000"
]
)
start &150
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 19666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19667,0
va (VaSet
font "Verdana,12,0"
)
xt "152000,35600,156100,37000"
st "sideL"
blo "152000,36800"
tm "WireNameMgr"
)
)
on &65
)
*221 (Wire
uid 19670,0
shape (OrthoPolyLine
uid 19671,0
va (VaSet
vasetType 3
)
xt "150000,39000,155000,39000"
pts [
"155000,39000"
"150000,39000"
]
)
start &155
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 19674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19675,0
va (VaSet
font "Verdana,12,0"
)
xt "152000,37600,158300,39000"
st "motorOn"
blo "152000,38800"
tm "WireNameMgr"
)
)
on &24
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *222 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 573,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-12000,30500,-11100"
st "Package List"
blo "24000,-11300"
)
*224 (MLText
uid 574,0
va (VaSet
)
xt "24000,-11100,41500,-5100"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32000,1000"
st "Compiler Directives"
blo "20000,800"
)
*226 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,33800,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*227 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*228 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,34400,6600"
st "Post-module directives:"
blo "20000,6400"
)
*229 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*230 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,33800,8200"
st "End-module directives:"
blo "20000,8000"
)
*231 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1921,1080"
viewArea "-12361,-17733,182842,90418"
cachedDiagramExtent "-17000,-23800,403700,152000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-111000"
lastUid 19677,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
va (VaSet
)
xt "2100,3000,6700,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*233 (Text
va (VaSet
)
xt "2100,4200,6200,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*234 (Text
va (VaSet
)
xt "2100,5400,3300,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*235 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*236 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*237 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*238 (Text
va (VaSet
)
xt "900,3000,3200,4000"
st "Library"
blo "900,3800"
tm "BdLibraryNameMgr"
)
*239 (Text
va (VaSet
)
xt "900,4000,6400,5000"
st "SaComponent"
blo "900,4800"
tm "CptNameMgr"
)
*240 (Text
va (VaSet
)
xt "900,5000,1500,6000"
st "I0"
blo "900,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
va (VaSet
)
xt "400,3000,2700,4000"
st "Library"
blo "400,3800"
)
*242 (Text
va (VaSet
)
xt "400,4000,6500,5000"
st "VhdlComponent"
blo "400,4800"
)
*243 (Text
va (VaSet
)
xt "400,5000,1000,6000"
st "I0"
blo "400,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*244 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*245 (Text
va (VaSet
)
xt "-100,4000,7000,5000"
st "VerilogComponent"
blo "-100,4800"
)
*246 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
va (VaSet
)
xt "3300,3700,4500,4700"
st "eb1"
blo "3300,4500"
tm "HdlTextNameMgr"
)
*248 (Text
va (VaSet
)
xt "3300,4700,3700,5700"
st "1"
blo "3300,5500"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-350,-600,250,400"
st "G"
blo "-350,200"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*250 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*251 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*252 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-5600,30500,-4700"
st "Declarations"
blo "24000,-4900"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "24000,-4100,27000,-3200"
st "Ports:"
blo "24000,-3400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-4700,28500,-3800"
st "Pre User:"
blo "24000,-4000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,-3800,67100,2200"
st "constant positionBitNb: positive := 18;
constant relativePositionBitNb: positive := pwmBitNb + slopeShiftBitNb + 1;
constant minAmplitude: positive := integer(0.25 * 2.0**pwmBitNb);
constant lcdAsciiBitNb: positive := 7;
constant asciiBitNb: positive := 7;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "24000,-4100,32500,-3200"
st "Diagram Signals:"
blo "24000,-3400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "24000,-5600,29500,-4700"
st "Post User:"
blo "24000,-4900"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "24000,-5600,24000,-5600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 121,0
usingSuid 1
emptyRow *253 (LEmptyRow
)
uid 5714,0
optionalChildren [
*254 (RefLabelRowHdr
)
*255 (TitleRowHdr
)
*256 (FilterRowHdr
)
*257 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*258 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*259 (GroupColHdr
tm "GroupColHdrMgr"
)
*260 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*261 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*262 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*263 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*264 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*265 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*266 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 5659,0
)
*267 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 5661,0
)
*268 (LeafLogPort
port (LogicalPort
decl (Decl
n "restart"
t "std_uLogic"
o 9
suid 3,0
)
)
uid 5663,0
)
*269 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 12
suid 4,0
)
)
uid 5665,0
)
*270 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
suid 6,0
)
)
uid 5669,0
)
*271 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
suid 7,0
)
)
uid 5671,0
)
*272 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn"
t "std_uLogic"
o 18
suid 10,0
)
)
uid 5677,0
)
*273 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "side1"
t "std_uLogic"
o 19
suid 12,0
)
)
uid 5681,0
)
*274 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "side2"
t "std_uLogic"
o 20
suid 13,0
)
)
uid 5683,0
)
*275 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderA"
t "std_uLogic"
o 3
suid 14,0
)
)
uid 5685,0
)
*276 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderB"
t "std_uLogic"
o 4
suid 15,0
)
)
uid 5687,0
)
*277 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderI"
t "std_uLogic"
o 5
suid 16,0
)
)
uid 5689,0
)
*278 (LeafLogPort
port (LogicalPort
decl (Decl
n "go1"
t "std_uLogic"
o 6
suid 17,0
)
)
uid 5691,0
)
*279 (LeafLogPort
port (LogicalPort
decl (Decl
n "go2"
t "std_uLogic"
o 7
suid 18,0
)
)
uid 5693,0
)
*280 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "button4"
t "std_ulogic"
o 1
suid 47,0
)
)
uid 7302,0
)
*281 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CS1_n"
t "std_ulogic"
o 14
suid 68,0
)
)
uid 10024,0
)
*282 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCL"
t "std_ulogic"
o 16
suid 69,0
)
)
uid 10026,0
)
*283 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SI"
t "std_ulogic"
o 17
suid 70,0
)
)
uid 10028,0
)
*284 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "A0"
t "std_ulogic"
o 13
suid 71,0
)
)
uid 10030,0
)
*285 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RST_n"
t "std_ulogic"
o 15
suid 72,0
)
)
uid 10032,0
)
*286 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RaZ"
t "std_ulogic"
o 24
suid 78,0
)
)
uid 11581,0
)
*287 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Position"
t "unsigned"
b "(15 DOWNTO 0)"
o 22
suid 79,0
)
)
uid 11583,0
)
*288 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "button"
t "unsigned"
b "(3 DOWNTO 0)"
o 26
suid 81,0
)
)
uid 11585,0
)
*289 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "unlock"
t "std_ulogic"
o 27
suid 83,0
)
)
uid 11587,0
)
*290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sideL"
t "std_ulogic"
o 25
suid 86,0
)
)
uid 11653,0
)
*291 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Power"
t "unsigned"
b "(7 DOWNTO 0)"
o 23
suid 87,0
)
)
uid 11655,0
)
*292 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 to 16)"
o 21
suid 91,0
)
)
uid 12784,0
)
*293 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "LOW"
t "std_uLogic"
o 28
suid 111,0
)
)
uid 18951,0
)
*294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HIGH"
t "std_uLogic"
o 29
suid 113,0
)
)
uid 18987,0
)
*295 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "test"
t "std_ulogic"
o 25
suid 116,0
)
)
uid 19676,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 5727,0
optionalChildren [
*296 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *297 (MRCItem
litem &253
pos 30
dimension 20
)
uid 5729,0
optionalChildren [
*298 (MRCItem
litem &254
pos 0
dimension 20
uid 5730,0
)
*299 (MRCItem
litem &255
pos 1
dimension 23
uid 5731,0
)
*300 (MRCItem
litem &256
pos 2
hidden 1
dimension 20
uid 5732,0
)
*301 (MRCItem
litem &266
pos 0
dimension 20
uid 5660,0
)
*302 (MRCItem
litem &267
pos 1
dimension 20
uid 5662,0
)
*303 (MRCItem
litem &268
pos 2
dimension 20
uid 5664,0
)
*304 (MRCItem
litem &269
pos 3
dimension 20
uid 5666,0
)
*305 (MRCItem
litem &270
pos 4
dimension 20
uid 5670,0
)
*306 (MRCItem
litem &271
pos 5
dimension 20
uid 5672,0
)
*307 (MRCItem
litem &272
pos 6
dimension 20
uid 5678,0
)
*308 (MRCItem
litem &273
pos 7
dimension 20
uid 5682,0
)
*309 (MRCItem
litem &274
pos 8
dimension 20
uid 5684,0
)
*310 (MRCItem
litem &275
pos 9
dimension 20
uid 5686,0
)
*311 (MRCItem
litem &276
pos 10
dimension 20
uid 5688,0
)
*312 (MRCItem
litem &277
pos 11
dimension 20
uid 5690,0
)
*313 (MRCItem
litem &278
pos 12
dimension 20
uid 5692,0
)
*314 (MRCItem
litem &279
pos 13
dimension 20
uid 5694,0
)
*315 (MRCItem
litem &280
pos 14
dimension 20
uid 7301,0
)
*316 (MRCItem
litem &281
pos 15
dimension 20
uid 10025,0
)
*317 (MRCItem
litem &282
pos 16
dimension 20
uid 10027,0
)
*318 (MRCItem
litem &283
pos 17
dimension 20
uid 10029,0
)
*319 (MRCItem
litem &284
pos 18
dimension 20
uid 10031,0
)
*320 (MRCItem
litem &285
pos 19
dimension 20
uid 10033,0
)
*321 (MRCItem
litem &286
pos 21
dimension 20
uid 11582,0
)
*322 (MRCItem
litem &287
pos 22
dimension 20
uid 11584,0
)
*323 (MRCItem
litem &288
pos 23
dimension 20
uid 11586,0
)
*324 (MRCItem
litem &289
pos 24
dimension 20
uid 11588,0
)
*325 (MRCItem
litem &290
pos 25
dimension 20
uid 11654,0
)
*326 (MRCItem
litem &291
pos 26
dimension 20
uid 11656,0
)
*327 (MRCItem
litem &292
pos 20
dimension 20
uid 12785,0
)
*328 (MRCItem
litem &293
pos 27
dimension 20
uid 18952,0
)
*329 (MRCItem
litem &294
pos 28
dimension 20
uid 18988,0
)
*330 (MRCItem
litem &295
pos 29
dimension 20
uid 19677,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5733,0
optionalChildren [
*331 (MRCItem
litem &257
pos 0
dimension 20
uid 5734,0
)
*332 (MRCItem
litem &259
pos 1
dimension 50
uid 5735,0
)
*333 (MRCItem
litem &260
pos 2
dimension 100
uid 5736,0
)
*334 (MRCItem
litem &261
pos 3
dimension 50
uid 5737,0
)
*335 (MRCItem
litem &262
pos 4
dimension 100
uid 5738,0
)
*336 (MRCItem
litem &263
pos 5
dimension 100
uid 5739,0
)
*337 (MRCItem
litem &264
pos 6
dimension 50
uid 5740,0
)
*338 (MRCItem
litem &265
pos 7
dimension 80
uid 5741,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 5728,0
vaOverrides [
]
)
]
)
uid 5713,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *339 (LEmptyRow
)
uid 5743,0
optionalChildren [
*340 (RefLabelRowHdr
)
*341 (TitleRowHdr
)
*342 (FilterRowHdr
)
*343 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*344 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*345 (GroupColHdr
tm "GroupColHdrMgr"
)
*346 (NameColHdr
tm "GenericNameColHdrMgr"
)
*347 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*348 (InitColHdr
tm "GenericValueColHdrMgr"
)
*349 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*350 (EolColHdr
tm "GenericEolColHdrMgr"
)
*351 (LogGeneric
generic (GiElement
name "position1"
type "positive"
value "32000"
)
uid 7215,0
)
*352 (LogGeneric
generic (GiElement
name "position2"
type "positive"
value "64000"
)
uid 7217,0
)
*353 (LogGeneric
generic (GiElement
name "testLineNb"
type "positive"
value "16"
)
uid 7816,0
)
*354 (LogGeneric
generic (GiElement
name "position0"
type "positive"
value "128"
)
uid 8607,0
)
*355 (LogGeneric
generic (GiElement
name "slopeShiftBitNb"
type "positive"
value "6"
)
uid 10209,0
)
*356 (LogGeneric
generic (GiElement
name "pwmBitNb"
type "positive"
value "8"
)
uid 10538,0
)
]
)
pdm (PhysicalDM
uid 5755,0
optionalChildren [
*357 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *358 (MRCItem
litem &339
pos 6
dimension 20
)
uid 5757,0
optionalChildren [
*359 (MRCItem
litem &340
pos 0
dimension 20
uid 5758,0
)
*360 (MRCItem
litem &341
pos 1
dimension 23
uid 5759,0
)
*361 (MRCItem
litem &342
pos 2
hidden 1
dimension 20
uid 5760,0
)
*362 (MRCItem
litem &351
pos 1
dimension 20
uid 7214,0
)
*363 (MRCItem
litem &352
pos 2
dimension 20
uid 7216,0
)
*364 (MRCItem
litem &353
pos 5
dimension 20
uid 7815,0
)
*365 (MRCItem
litem &354
pos 0
dimension 20
uid 8606,0
)
*366 (MRCItem
litem &355
pos 3
dimension 20
uid 10208,0
)
*367 (MRCItem
litem &356
pos 4
dimension 20
uid 10537,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5761,0
optionalChildren [
*368 (MRCItem
litem &343
pos 0
dimension 20
uid 5762,0
)
*369 (MRCItem
litem &345
pos 1
dimension 50
uid 5763,0
)
*370 (MRCItem
litem &346
pos 2
dimension 100
uid 5764,0
)
*371 (MRCItem
litem &347
pos 3
dimension 100
uid 5765,0
)
*372 (MRCItem
litem &348
pos 4
dimension 50
uid 5766,0
)
*373 (MRCItem
litem &349
pos 5
dimension 50
uid 5767,0
)
*374 (MRCItem
litem &350
pos 6
dimension 80
uid 5768,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 5756,0
vaOverrides [
]
)
]
)
uid 5742,0
type 1
)
activeModelName "BlockDiag"
)
