/* Generated by Yosys 0.52+63 (git sha1 7f7ad87b7, clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
(* src = "../../../fir_wrapper.v:21.1-101.10" *)
module fir_wrapper(\Din_emu[0] , \Din_emu[1] , \Din_emu[2] , \Din_emu[3] , \Din_emu[4] , \Din_emu[5] , \Din_emu[6] , \Din_emu[7] , \Dout_emu[0] , \Dout_emu[1] , \Dout_emu[2] , \Dout_emu[3] , \Dout_emu[4] , \Dout_emu[5] , \Dout_emu[6] , \Dout_emu[7] , \Addr_emu[0] , \Addr_emu[1] , \Addr_emu[2] , load_emu, get_emu
, clk_emu, clk_dut);
  (* src = "../../../fir_wrapper.v:27.21-27.29" *)
  input \Addr_emu[0] ;
  wire \Addr_emu[0] ;
  wire \Addr_emu[0]_IBUF_I_O ;
  (* src = "../../../fir_wrapper.v:27.21-27.29" *)
  input \Addr_emu[1] ;
  wire \Addr_emu[1] ;
  wire \Addr_emu[1]_IBUF_I_O ;
  (* src = "../../../fir_wrapper.v:27.21-27.29" *)
  input \Addr_emu[2] ;
  wire \Addr_emu[2] ;
  (* unused_bits = "0" *)
  wire \Addr_emu[2]_IBUF_I_O ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[0] ;
  wire \Din_emu[0] ;
  wire \Din_emu[0]_IBUF_I_O ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[1] ;
  wire \Din_emu[1] ;
  wire \Din_emu[1]_IBUF_I_O ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[2] ;
  wire \Din_emu[2] ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[3] ;
  wire \Din_emu[3] ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[4] ;
  wire \Din_emu[4] ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[5] ;
  wire \Din_emu[5] ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[6] ;
  wire \Din_emu[6] ;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input \Din_emu[7] ;
  wire \Din_emu[7] ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[0] ;
  wire \Dout_emu[0] ;
  wire \Dout_emu[0]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[1] ;
  wire \Dout_emu[1] ;
  wire \Dout_emu[1]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[2] ;
  wire \Dout_emu[2] ;
  wire \Dout_emu[2]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[3] ;
  wire \Dout_emu[3] ;
  wire \Dout_emu[3]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[4] ;
  wire \Dout_emu[4] ;
  wire \Dout_emu[4]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[5] ;
  wire \Dout_emu[5] ;
  wire \Dout_emu[5]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[6] ;
  wire \Dout_emu[6] ;
  wire \Dout_emu[6]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output \Dout_emu[7] ;
  wire \Dout_emu[7] ;
  wire \Dout_emu[7]_OBUF_O_I ;
  (* src = "../../../fir_wrapper.v:43.17-43.24" *)
  wire ap_done;
  wire ap_done_DFFR_Q_D;
  wire ap_done_DFFR_Q_D_LUT4_F_I2;
  wire ap_done_DFFR_Q_D_LUT4_F_I3;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire ap_done_MUX2_LUT5_S0_I0;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire ap_done_MUX2_LUT5_S0_I1;
  wire ap_done_MUX2_LUT5_S0_O;
  (* src = "../../../fir_wrapper.v:45.17-45.25" *)
  wire ap_ready;
  (* src = "../../../fir_wrapper.v:39.17-39.23" *)
  wire ap_rst;
  (* src = "../../../fir_wrapper.v:40.17-40.25" *)
  wire ap_start;
  wire ap_start_LUT2_I1_F;
  (* src = "../../../fir_wrapper.v:29.21-29.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../fir_wrapper.v:28.40-28.47" *)
  input clk_emu;
  wire clk_emu;
  wire clk_emu_IBUF_I_O;
  (* src = "../../../fir_wrapper.v:28.31-28.38" *)
  input get_emu;
  wire get_emu;
  wire get_emu_IBUF_I_O;
  wire get_emu_IBUF_I_O_LUT2_I1_1_F;
  wire get_emu_IBUF_I_O_LUT2_I1_F;
  (* src = "../../../fir_wrapper.v:28.21-28.29" *)
  input load_emu;
  wire load_emu;
  wire load_emu_IBUF_I_O;
  wire \stimIn[0][0] ;
  wire \stimIn[0][0]_DFFE_Q_CE ;
  wire \stimIn[0][1] ;
  wire \stimIn[0][2] ;
  wire \stimIn[0][3] ;
  wire \stimIn[0][4] ;
  wire \stimIn[0][5] ;
  wire \stimIn[0][6] ;
  wire \stimIn[0][7] ;
  wire \stimIn[1][0] ;
  wire \stimIn[1][0]_DFFE_Q_CE ;
  wire \stimIn[1][1] ;
  wire \stimIn[1][2] ;
  wire \stimIn[1][2]_DFFE_Q_D ;
  wire \stimIn[1][3] ;
  wire \stimIn[1][3]_DFFE_Q_D ;
  wire \stimIn[1][4] ;
  wire \stimIn[1][4]_DFFE_Q_D ;
  wire \stimIn[1][5] ;
  wire \stimIn[1][5]_DFFE_Q_D ;
  wire \stimIn[1][6] ;
  wire \stimIn[1][6]_DFFE_Q_D ;
  wire \stimIn[1][7] ;
  wire \stimIn[1][7]_DFFE_Q_D ;
  (* hdlname = "u_fir ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:44.41-44.50" *)
  wire \u_fir.ap_CS_fsm[0] ;
  (* hdlname = "u_fir ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:44.41-44.50" *)
  wire \u_fir.ap_CS_fsm[1] ;
  (* hdlname = "u_fir ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:44.41-44.50" *)
  wire \u_fir.ap_CS_fsm[2] ;
  (* hdlname = "u_fir ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:44.41-44.50" *)
  wire \u_fir.ap_CS_fsm[3] ;
  (* hdlname = "u_fir ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:44.41-44.50" *)
  wire \u_fir.ap_CS_fsm[4] ;
  (* hdlname = "u_fir ap_CS_fsm_state1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:45.9-45.25" *)
  wire \u_fir.ap_CS_fsm_state1 ;
  wire \u_fir.ap_CS_fsm_state1_DFFS_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir ap_CS_fsm_state2" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:75.9-75.25" *)
  wire \u_fir.ap_CS_fsm_state2 ;
  wire \u_fir.ap_CS_fsm_state2_DFFR_Q_D ;
  (* hdlname = "u_fir ap_CS_fsm_state3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:77.9-77.25" *)
  wire \u_fir.ap_CS_fsm_state3 ;
  wire \u_fir.ap_CS_fsm_state3_DFFR_Q_D ;
  (* hdlname = "u_fir ap_CS_fsm_state4" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:78.9-78.25" *)
  wire \u_fir.ap_CS_fsm_state4 ;
  wire \u_fir.ap_CS_fsm_state4_DFFR_Q_D ;
  (* hdlname = "u_fir ap_CS_fsm_state5" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:79.9-79.25" *)
  wire \u_fir.ap_CS_fsm_state5 ;
  (* hdlname = "u_fir ap_ST_fsm_state3_blk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:83.9-83.29" *)
  wire \u_fir.ap_ST_fsm_state3_blk ;
  (* hdlname = "u_fir ap_ST_fsm_state5_blk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:85.9-85.29" *)
  wire \u_fir.ap_ST_fsm_state5_blk ;
  (* hdlname = "u_fir ap_clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:29.9-29.15" *)
  wire \u_fir.ap_clk ;
  (* hdlname = "u_fir ap_done" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:32.10-32.17" *)
  wire \u_fir.ap_done ;
  (* hdlname = "u_fir ap_ready" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:34.10-34.18" *)
  wire \u_fir.ap_ready ;
  (* hdlname = "u_fir ap_rst" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:30.9-30.15" *)
  wire \u_fir.ap_rst ;
  (* hdlname = "u_fir ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:31.9-31.17" *)
  wire \u_fir.ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_fu_36" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9]_DFFR_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[9] ;
  (* fsm_encoding = "none" *)
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:40.41-40.50" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_CS_fsm_pp0_stage0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:41.9-41.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm_pp0_stage0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_block_pp0_stage0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:60.9-60.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_block_pp0_stage0_01001" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:71.9-71.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0_01001 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_block_pp0_stage0_11001" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:55.9-55.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0_11001 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_block_pp0_stage0_subdone" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:48.9-48.36" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0_subdone ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:25.9-25.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_continue_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:77.9-77.24" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_continue_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_done_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:78.8-78.19" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_done_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_done_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:76.8-76.19" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_done_reg ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_enable_reg_pp0_iter0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:42.9-42.32" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_enable_reg_pp0_iter1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:43.8-43.31" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1_DFFR_Q_RESET ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_enable_reg_pp0_iter2" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:44.8-44.31" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter2 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_enable_reg_pp0_iter3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:45.8-45.31" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_enable_reg_pp0_iter4" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:46.8-46.31" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_loop_exit_ready_pp0_iter1_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:65.8-65.40" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_loop_exit_ready_pp0_iter2_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:66.8-66.40" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_loop_exit_ready_pp0_iter3_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:67.8-67.40" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_ready_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:52.8-52.20" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_ready_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_rst" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:26.9-26.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_rst ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:27.9-27.17" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 ap_start_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:81.9-81.21" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_start_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U ce0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:16.7-16.10" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.ce0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:20.7-20.10" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1]_DFFE_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_U reset" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:19.7-19.12" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.reset ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_ce0_local" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:72.8-72.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_ce0_local ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 filter_taps_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:26.9-26.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_continue_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:38.9-38.24" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_continue_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_done_cache" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:45.5-45.18" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_done_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:37.9-37.20" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_loop_exit_done" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:49.9-49.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_exit_done ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_loop_init_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:43.5-43.21" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_ready_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:36.9-36.21" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_ready_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_rst" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:27.9-27.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_rst ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:30.9-30.17" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 flow_control_loop_pipe_sequential_init_U ap_start_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:35.9-35.21" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_start_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p00" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p10" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 grp_fu_132_p3" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 i_1_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:68.13-68.22" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 i_1_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:68.13-68.22" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_COUT ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 i_1_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:68.13-68.22" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 i_1_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:68.13-68.22" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1_F ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_I3 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 ce" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:74.7-74.9" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.ce ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:72.7-72.10" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 din1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U a_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:26.28-26.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U b_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:27.28-27.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[43] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[44] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[45] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[46] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[47] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U c" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U ce" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:14.11-14.13" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.ce ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:12.11-12.14" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U dout" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U in1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:23.28-23.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_S0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I2 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1_LUT4_F_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_SUM ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_O ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U m_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:25.28-25.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9] ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_ALU_I0_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[43] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[44] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[45] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[46] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[47] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:24.28-24.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q_D_ALU_SUM_COUT ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[43] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[44] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[45] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[46] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[47] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U p_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9] ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9]_DFF_Q_D ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U rst" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:13.11-13.14" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.rst ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 mac_muladd_8ns_6ns_16ns_16_4_1_U3 reset" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:73.7-73.12" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.reset ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_ce0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:34.10-34.23" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_ce0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_ce0_local" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:73.8-73.27" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_ce0_local ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[43] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[44] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[45] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[46] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[47] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[48] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[49] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[50] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[51] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[52] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[53] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[54] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[55] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[56] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[57] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[58] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[59] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[60] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[61] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[62] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[63] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59 zext_ln66_fu_102_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:66.9-66.50" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:76.8-76.53" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE ;
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_ce0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:73.9-73.55" *)
  wire \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_ce0 ;
  (* fsm_encoding = "none" *)
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_CS_fsm" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:49.41-49.50" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_CS_fsm ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_CS_fsm_pp0_stage0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:50.9-50.29" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_CS_fsm_pp0_stage0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_block_pp0_stage0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:64.9-64.28" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_block_pp0_stage0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_block_pp0_stage0_11001" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:60.9-60.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_block_pp0_stage0_11001 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_block_pp0_stage0_subdone" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:54.9-54.36" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_block_pp0_stage0_subdone ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:30.9-30.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_continue_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:78.9-78.24" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_continue_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_done_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:77.8-77.19" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_done_reg ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_enable_reg_pp0_iter0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:51.9-51.32" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_enable_reg_pp0_iter1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:52.8-52.31" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1 ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_DFFR_Q_RESET ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_ready_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:58.8-58.20" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_ready_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_rst" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:31.9-31.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_rst ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:32.9-32.17" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 ap_start_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:82.9-82.21" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_start_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:26.9-26.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_clk ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_continue_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:38.9-38.24" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_continue_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_done_cache" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:45.5-45.18" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I1_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_loop_init_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:43.5-43.21" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_ready_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:36.9-36.21" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_ready_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_rst" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:27.9-27.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_rst ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:30.9-30.17" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 flow_control_loop_pipe_sequential_init_U ap_start_int" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:35.9-35.21" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_start_int ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_1_reg_137" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:59.13-59.24" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0] ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_1_reg_137" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:59.13-59.24" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_1_reg_137" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:59.13-59.24" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_2_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_1_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_1_reg_137" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:59.13-59.24" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:66.13-66.20" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0] ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_DFFE_Q_D ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:66.13-66.20" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1] ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_DFFE_Q_D ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:66.13-66.20" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2] ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_DFFE_Q_D ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_COUT ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 i_fu_40" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:66.13-66.20" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3] ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/local/bin/../share/yosys/gowin/cells_sim.v:938.25-938.29" *)
  (* unused_bits = "0" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_COUT ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 icmp_ln58_reg_145" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:62.13-62.30" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145 ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_address0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:37.15-37.33" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_address0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_address0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:37.15-37.33" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_address0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_address0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:37.15-37.33" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_address0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_ce0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:38.10-38.23" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_ce0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_ce0_local" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:74.8-74.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_ce0_local ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[43] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[44] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[45] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[46] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[47] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[48] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[49] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[50] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[51] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[52] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[53] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[54] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[55] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[56] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[57] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[58] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[59] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[60] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[61] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[62] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[63] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln56_fu_126_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[10] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[11] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[12] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[13] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[14] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[15] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[16] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[17] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[18] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[19] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[20] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[21] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[22] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[23] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[24] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[25] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[26] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[27] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[28] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[29] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[30] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[31] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[32] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[33] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[34] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[35] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[36] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[37] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[38] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[39] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[40] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[41] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[42] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[43] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[44] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[45] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[46] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[47] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[48] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[49] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[50] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[51] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[52] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[53] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[54] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[55] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[56] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[57] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[58] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[59] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[60] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[61] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[62] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[63] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[8] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51 zext_ln61_fu_110_p1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[9] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:54.9-54.53" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:74.8-74.56" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE ;
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:58.14-58.68" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:58.14-58.68" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:58.14-58.68" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:59.9-59.58" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce0 ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[7] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[0] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[1] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[2] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[3] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[4] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[5] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[6] ;
  (* hdlname = "u_fir grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[7] ;
  (* hdlname = "u_fir shift_reg_U clk" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:36.7-36.10" *)
  wire \u_fir.shift_reg_U.clk ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[0] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[1] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[2] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[3] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[4] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[5] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[6] ;
  (* hdlname = "u_fir shift_reg_U d0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  wire \u_fir.shift_reg_U.d0[7] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[0] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[1] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[2] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[3] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[4] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[5] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[6] ;
  (* hdlname = "u_fir shift_reg_U d1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  wire \u_fir.shift_reg_U.d1[7] ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[0] ;
  wire \u_fir.shift_reg_U.q0[0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[0]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[1] ;
  wire \u_fir.shift_reg_U.q0[1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[1]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[2] ;
  wire \u_fir.shift_reg_U.q0[2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[2]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[3] ;
  wire \u_fir.shift_reg_U.q0[3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[3]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[4] ;
  wire \u_fir.shift_reg_U.q0[4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[4]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[5] ;
  wire \u_fir.shift_reg_U.q0[5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[5]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[6] ;
  wire \u_fir.shift_reg_U.q0[6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[6]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  wire \u_fir.shift_reg_U.q0[7] ;
  wire \u_fir.shift_reg_U.q0[7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q0[7]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[0] ;
  wire \u_fir.shift_reg_U.q1[0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[1] ;
  wire \u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ;
  wire \u_fir.shift_reg_U.q1[1]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_I1 ;
  wire \u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_S0 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[2] ;
  wire \u_fir.shift_reg_U.q1[2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[3] ;
  wire \u_fir.shift_reg_U.q1[3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[4] ;
  wire \u_fir.shift_reg_U.q1[4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[5] ;
  wire \u_fir.shift_reg_U.q1[5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[6] ;
  wire \u_fir.shift_reg_U.q1[6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fir shift_reg_U q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  wire \u_fir.shift_reg_U.q1[7] ;
  wire \u_fir.shift_reg_U.q1[7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F_I3 ;
  wire \u_fir.shift_reg_U.ram[0][0] ;
  wire \u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ;
  wire \u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 ;
  wire \u_fir.shift_reg_U.ram[0][1] ;
  wire \u_fir.shift_reg_U.ram[0][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][2] ;
  wire \u_fir.shift_reg_U.ram[0][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][3] ;
  wire \u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][4] ;
  wire \u_fir.shift_reg_U.ram[0][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][5] ;
  wire \u_fir.shift_reg_U.ram[0][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][6] ;
  wire \u_fir.shift_reg_U.ram[0][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][6]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[0][7] ;
  wire \u_fir.shift_reg_U.ram[0][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[0][7]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][0] ;
  wire \u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][0]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][1] ;
  wire \u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][1]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][2] ;
  wire \u_fir.shift_reg_U.ram[1][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][2]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][3] ;
  wire \u_fir.shift_reg_U.ram[1][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][3]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][4] ;
  wire \u_fir.shift_reg_U.ram[1][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][4]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][5] ;
  wire \u_fir.shift_reg_U.ram[1][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][5]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F_MUX2_LUT5_I0_I1 ;
  wire \u_fir.shift_reg_U.ram[1][6] ;
  wire \u_fir.shift_reg_U.ram[1][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[1][7] ;
  wire \u_fir.shift_reg_U.ram[1][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][0] ;
  wire \u_fir.shift_reg_U.ram[2][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][1] ;
  wire \u_fir.shift_reg_U.ram[2][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][2] ;
  wire \u_fir.shift_reg_U.ram[2][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][3] ;
  wire \u_fir.shift_reg_U.ram[2][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][4] ;
  wire \u_fir.shift_reg_U.ram[2][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][5] ;
  wire \u_fir.shift_reg_U.ram[2][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][6] ;
  wire \u_fir.shift_reg_U.ram[2][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[2][7] ;
  wire \u_fir.shift_reg_U.ram[2][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][0] ;
  wire \u_fir.shift_reg_U.ram[3][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][0]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][0]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][1] ;
  wire \u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][1]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][1]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][2] ;
  wire \u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][2]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][2]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][3] ;
  wire \u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][3]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][3]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][4] ;
  wire \u_fir.shift_reg_U.ram[3][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][4]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][4]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][5] ;
  wire \u_fir.shift_reg_U.ram[3][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][5]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][5]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][6] ;
  wire \u_fir.shift_reg_U.ram[3][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][6]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][6]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][7] ;
  wire \u_fir.shift_reg_U.ram[3][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[3][7]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[3][7]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[4][0] ;
  wire \u_fir.shift_reg_U.ram[4][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][1] ;
  wire \u_fir.shift_reg_U.ram[4][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][2] ;
  wire \u_fir.shift_reg_U.ram[4][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][3] ;
  wire \u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][3]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[4][3]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[4][4] ;
  wire \u_fir.shift_reg_U.ram[4][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][4]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[4][4]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[4][5] ;
  wire \u_fir.shift_reg_U.ram[4][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][5]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[4][5]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[4][6] ;
  wire \u_fir.shift_reg_U.ram[4][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][6]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[4][6]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[4][7] ;
  wire \u_fir.shift_reg_U.ram[4][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[4][7]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[4][7]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[5][0] ;
  wire \u_fir.shift_reg_U.ram[5][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][0]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[5][0]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[5][1] ;
  wire \u_fir.shift_reg_U.ram[5][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[5][1]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[5][2] ;
  wire \u_fir.shift_reg_U.ram[5][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][2]_LUT3_I0_1_F ;
  wire \u_fir.shift_reg_U.ram[5][2]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[5][3] ;
  wire \u_fir.shift_reg_U.ram[5][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][4] ;
  wire \u_fir.shift_reg_U.ram[5][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][5] ;
  wire \u_fir.shift_reg_U.ram[5][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][6] ;
  wire \u_fir.shift_reg_U.ram[5][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[5][7] ;
  wire \u_fir.shift_reg_U.ram[5][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][0] ;
  wire \u_fir.shift_reg_U.ram[6][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][0]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][0]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][1] ;
  wire \u_fir.shift_reg_U.ram[6][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I1 ;
  wire \u_fir.shift_reg_U.ram[6][1]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][2] ;
  wire \u_fir.shift_reg_U.ram[6][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][2]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][2]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][3] ;
  wire \u_fir.shift_reg_U.ram[6][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][4] ;
  wire \u_fir.shift_reg_U.ram[6][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][5] ;
  wire \u_fir.shift_reg_U.ram[6][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][5]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][5]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][6] ;
  wire \u_fir.shift_reg_U.ram[6][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][7] ;
  wire \u_fir.shift_reg_U.ram[6][7]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[6][7]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[6][7]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][0] ;
  wire \u_fir.shift_reg_U.ram[7][0]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][1] ;
  wire \u_fir.shift_reg_U.ram[7][1]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][2] ;
  wire \u_fir.shift_reg_U.ram[7][2]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][3] ;
  wire \u_fir.shift_reg_U.ram[7][3]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][3]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][3]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][4] ;
  wire \u_fir.shift_reg_U.ram[7][4]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][4]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][4]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][5] ;
  wire \u_fir.shift_reg_U.ram[7][5]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][6] ;
  wire \u_fir.shift_reg_U.ram[7][6]_DFFE_Q_D ;
  wire \u_fir.shift_reg_U.ram[7][6]_LUT3_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][6]_LUT4_I0_F ;
  wire \u_fir.shift_reg_U.ram[7][7] ;
  wire \u_fir.shift_reg_U.ram[7][7]_DFFE_Q_D ;
  (* hdlname = "u_fir shift_reg_U reset" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:35.7-35.12" *)
  wire \u_fir.shift_reg_U.reset ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[0] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[1] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[2] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[3] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[4] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[5] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[6] ;
  (* hdlname = "u_fir shift_reg_q0" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire \u_fir.shift_reg_q0[7] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[0] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[1] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[2] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[3] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[4] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[5] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[6] ;
  (* hdlname = "u_fir shift_reg_q1" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire \u_fir.shift_reg_q1[7] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[0] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[1] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[2] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[3] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[4] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[5] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[6] ;
  (* hdlname = "u_fir x" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  wire \u_fir.x[7] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[0] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[1] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[2] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[3] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[4] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[5] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[6] ;
  (* hdlname = "u_fir x_read_reg_72" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire \u_fir.x_read_reg_72[7] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[0] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[10] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[11] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[12] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[13] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[14] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[15] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[1] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[2] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[3] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[4] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[5] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[6] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[7] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[8] ;
  (* hdlname = "u_fir y" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  wire \u_fir.y[9] ;
  (* hdlname = "u_fir y_ap_vld" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:36.10-36.18" *)
  wire \u_fir.y_ap_vld ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][0] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][0]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][0]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][0]_MUX2_LUT5_S0_O ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][1] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][2] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][3] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][3]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][3]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][3]_MUX2_LUT5_S0_O ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][4] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][5] ;
  wire \vectOut[0][5]_LUT4_I2_F ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][6] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[0][7] ;
  wire \vectOut[0][7]_LUT4_I2_F ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][0] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][1] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][2] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][2]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][2]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[1][2]_MUX2_LUT5_S0_O ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][3] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][4] ;
  wire \vectOut[1][4]_LUT4_I2_F ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][5] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][6] ;
  wire \vectOut[1][6]_LUT4_I2_F ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[1][7] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][0] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][1] ;
  wire \vectOut[2][1]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][1]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][1]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][1]_MUX2_LUT5_S0_O ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][2] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][3] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][4] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][5] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][6] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire \vectOut[2][7] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[0] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[1] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[2] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[3] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[4] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[5] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[6] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire \x[7] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[0] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[10] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[11] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[12] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[13] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[14] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[15] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[1] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[2] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[3] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[4] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[5] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[6] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[7] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[8] ;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire \y[9] ;
  (* src = "../../../fir_wrapper.v:46.17-46.25" *)
  wire y_ap_vld;
  (* keep = 32'd1 *)
  IBUF \Addr_emu[0]_IBUF_I  (
    .I(\Addr_emu[0] ),
    .O(\Addr_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[1]_IBUF_I  (
    .I(\Addr_emu[1] ),
    .O(\Addr_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[2]_IBUF_I  (
    .I(\Addr_emu[2] ),
    .O(\Addr_emu[2]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[0]_IBUF_I  (
    .I(\Din_emu[0] ),
    .O(\Din_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[1]_IBUF_I  (
    .I(\Din_emu[1] ),
    .O(\Din_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[2]_IBUF_I  (
    .I(\Din_emu[2] ),
    .O(\stimIn[1][2]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[3]_IBUF_I  (
    .I(\Din_emu[3] ),
    .O(\stimIn[1][3]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[4]_IBUF_I  (
    .I(\Din_emu[4] ),
    .O(\stimIn[1][4]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[5]_IBUF_I  (
    .I(\Din_emu[5] ),
    .O(\stimIn[1][5]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[6]_IBUF_I  (
    .I(\Din_emu[6] ),
    .O(\stimIn[1][6]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[7]_IBUF_I  (
    .I(\Din_emu[7] ),
    .O(\stimIn[1][7]_DFFE_Q_D )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[0]_OBUF_O  (
    .I(\Dout_emu[0]_OBUF_O_I ),
    .O(\Dout_emu[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[0]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][0]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[0]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[1]_OBUF_O  (
    .I(\Dout_emu[1]_OBUF_O_I ),
    .O(\Dout_emu[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[1]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][1]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[1]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[2]_OBUF_O  (
    .I(\Dout_emu[2]_OBUF_O_I ),
    .O(\Dout_emu[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[2]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][2]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[2]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[3]_OBUF_O  (
    .I(\Dout_emu[3]_OBUF_O_I ),
    .O(\Dout_emu[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[3]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][3]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[3]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[4]_OBUF_O  (
    .I(\Dout_emu[4]_OBUF_O_I ),
    .O(\Dout_emu[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[4]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][4]_LUT4_I2_F ),
    .Q(\Dout_emu[4]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[5]_OBUF_O  (
    .I(\Dout_emu[5]_OBUF_O_I ),
    .O(\Dout_emu[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[5]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][5]_LUT4_I2_F ),
    .Q(\Dout_emu[5]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[6]_OBUF_O  (
    .I(\Dout_emu[6]_OBUF_O_I ),
    .O(\Dout_emu[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[6]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][6]_LUT4_I2_F ),
    .Q(\Dout_emu[6]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[7]_OBUF_O  (
    .I(\Dout_emu[7]_OBUF_O_I ),
    .O(\Dout_emu[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[7]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][7]_LUT4_I2_F ),
    .Q(\Dout_emu[7]_OBUF_O_I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR ap_done_DFFR_Q (
    .CLK(\u_fir.ap_clk ),
    .D(ap_done_DFFR_Q_D),
    .Q(ap_done),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0040)
  ) ap_done_DFFR_Q_D_LUT4_F (
    .F(ap_done_DFFR_Q_D),
    .I0(\u_fir.ap_CS_fsm_state3 ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(ap_done_DFFR_Q_D_LUT4_F_I2),
    .I3(ap_done_DFFR_Q_D_LUT4_F_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h090f)
  ) ap_done_DFFR_Q_D_LUT4_F_I2_LUT4_I3 (
    .F(\u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.ap_CS_fsm_state3 ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(ap_start_LUT2_I1_F),
    .I3(ap_done_DFFR_Q_D_LUT4_F_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h01)
  ) ap_done_LUT3_I2 (
    .F(ap_done_DFFR_Q_D_LUT4_F_I2),
    .I0(\u_fir.ap_CS_fsm_state1 ),
    .I1(\u_fir.ap_CS_fsm_state2 ),
    .I2(ap_done)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 ap_done_MUX2_LUT5_S0 (
    .I0(ap_done_MUX2_LUT5_S0_I0),
    .I1(ap_done_MUX2_LUT5_S0_I1),
    .O(ap_done_MUX2_LUT5_S0_O),
    .S0(ap_done)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0100)
  ) ap_done_MUX2_LUT5_S0_I0_LUT4_F (
    .F(ap_done_MUX2_LUT5_S0_I0),
    .I0(\u_fir.ap_CS_fsm_state1 ),
    .I1(\u_fir.ap_CS_fsm_state3 ),
    .I2(\u_fir.ap_CS_fsm_state4 ),
    .I3(\u_fir.ap_CS_fsm_state2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) ap_done_MUX2_LUT5_S0_I1_LUT1_F (
    .F(ap_done_MUX2_LUT5_S0_I1),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE ap_rst_DFFE_Q (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][0] ),
    .Q(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE ap_start_DFFE_Q (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][1] ),
    .Q(ap_start)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) ap_start_LUT2_I1 (
    .F(ap_start_LUT2_I1_F),
    .I0(\u_fir.ap_CS_fsm_state1 ),
    .I1(ap_start)
  );
  (* keep = 32'd1 *)
  IBUF clk_emu_IBUF_I (
    .I(clk_emu),
    .O(clk_emu_IBUF_I_O)
  );
  (* keep = 32'd1 *)
  IBUF get_emu_IBUF_I (
    .I(get_emu),
    .O(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) get_emu_IBUF_I_O_LUT2_I1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) get_emu_IBUF_I_O_LUT2_I1_1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* keep = 32'd1 *)
  IBUF load_emu_IBUF_I (
    .I(load_emu),
    .O(load_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][0]_DFFE_Q  (
    .CE(\stimIn[0][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \stimIn[0][0]_DFFE_Q_CE_LUT2_F  (
    .F(\stimIn[0][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[0]_IBUF_I_O ),
    .I1(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][1]_DFFE_Q  (
    .CE(\stimIn[0][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[0][1] )
  );
  GND \stimIn[0][2]_GND_G  (
    .G(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][0]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \stimIn[1][0]_DFFE_Q_CE_LUT2_F  (
    .F(\stimIn[1][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[0]_IBUF_I_O ),
    .I1(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][1]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][2]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][2]_DFFE_Q_D ),
    .Q(\stimIn[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][3]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][3]_DFFE_Q_D ),
    .Q(\stimIn[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][4]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][4]_DFFE_Q_D ),
    .Q(\stimIn[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][5]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][5]_DFFE_Q_D ),
    .Q(\stimIn[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][6]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][6]_DFFE_Q_D ),
    .Q(\stimIn[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][7]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][7]_DFFE_Q_D ),
    .Q(\stimIn[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:55.7-55.57" *)
  DFFS \u_fir.ap_CS_fsm_state1_DFFS_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.ap_CS_fsm_state1_DFFS_Q_D ),
    .Q(\u_fir.ap_CS_fsm_state1 ),
    .SET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O  (
    .I0(\u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fir.ap_CS_fsm_state1_DFFS_Q_D ),
    .S0(ap_done_MUX2_LUT5_S0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.ap_CS_fsm_state1_DFFS_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.ap_CS_fsm_state2_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.ap_CS_fsm_state2_DFFR_Q_D ),
    .Q(\u_fir.ap_CS_fsm_state2 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hae)
  ) \u_fir.ap_CS_fsm_state2_DFFR_Q_D_LUT3_F  (
    .F(\u_fir.ap_CS_fsm_state2_DFFR_Q_D ),
    .I0(ap_start_LUT2_I1_F),
    .I1(ap_done_MUX2_LUT5_S0_O),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.ap_CS_fsm_state2_LUT2_I0  (
    .F(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .I0(\u_fir.ap_CS_fsm_state2 ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff80)
  ) \u_fir.ap_CS_fsm_state2_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .I0(\u_fir.ap_CS_fsm_state2 ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I3(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.ap_CS_fsm_state3_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.ap_CS_fsm_state3_DFFR_Q_D ),
    .Q(\u_fir.ap_CS_fsm_state3 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.ap_CS_fsm_state3_DFFR_Q_D_LUT2_F  (
    .F(\u_fir.ap_CS_fsm_state3_DFFR_Q_D ),
    .I0(ap_done_MUX2_LUT5_S0_O),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.ap_CS_fsm_state4_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.ap_CS_fsm_state4_DFFR_Q_D ),
    .Q(\u_fir.ap_CS_fsm_state4 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6020)
  ) \u_fir.ap_CS_fsm_state4_DFFR_Q_D_LUT4_F  (
    .F(\u_fir.ap_CS_fsm_state4_DFFR_Q_D ),
    .I0(\u_fir.ap_CS_fsm_state3 ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(ap_done_DFFR_Q_D_LUT4_F_I2),
    .I3(ap_done_DFFR_Q_D_LUT4_F_I3)
  );
  (* keep = 32'd1 *)
  IBUF \u_fir.ap_clk_IBUF_O  (
    .I(clk_dut),
    .O(\u_fir.ap_clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9]_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9]_DFFR_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  VCC \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm_VCC_V  (
    .V(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164.1-174.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1 ),
    .RESET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1_DFFR_Q_RESET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1_DFFR_Q_RESET_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1_DFFR_Q_RESET ),
    .I0(ap_rst),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176.1-184.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter2_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1 ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter2 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186.1-194.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter2 ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196.1-204.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3 ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235.1-240.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1]_DFFE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0042)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q_D_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h24)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2_LUT2_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85.1-94.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h23)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I2  (
    .F(ap_done_DFFR_Q_D_LUT4_F_I3),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67.1-76.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:67.8-67.66" *)
  DFFSE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\stimIn[0][2] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .SET(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET ),
    .I0(ap_rst),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h4c)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0] ),
    .RESET(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hd)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1] ),
    .RESET(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_COUT ),
    .I0(\stimIn[0][2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT  (
    .CIN(\stimIn[0][2] ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4]_DFFE_Q_D_LUT3_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0  (
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_F ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_1  (
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_2_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_1_F ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_1_O ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_1_O ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .RESET(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_DFFRE_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_COUT ),
    .I0(\stimIn[0][2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_I1_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3] ),
    .RESET(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2]_DFFRE_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q_D_ALU_SUM_COUT ),
    .I0(\stimIn[0][2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_DFFRE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8aaa)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[3]_LUT2_I0_F_LUT4_I2_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[0] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[1] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6933)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h1d)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9339)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[2] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[3] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[4] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[5] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[6] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[7] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_ALU_I0  (
    .CIN(\stimIn[0][2] ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q_D_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h69)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb3ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb3ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3088)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc800)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6669)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h14)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hdf)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6fff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hdf7f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6ddf)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h93)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h13)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h93)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h09c3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1913)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0143)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_S0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I0_MUX2_LUT8_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h077f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I2_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6428)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0888)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0006)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_I1_LUT4_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h06)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h077f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6ac0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D ),
    .I1(\stimIn[0][2] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ),
    .I1(\stimIn[0][2] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\stimIn[0][2] ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q_D ),
    .I1(\stimIn[0][2] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h69)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_O ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5c7f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h935f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[0]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h00f7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff08)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h90)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[3]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7580)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8777)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h077f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h827f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb748)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h48b7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8777)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc8bf)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf77f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff08)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I2_LUT2_F_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6996)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9669)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9669)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6996)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8008)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8008)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8777)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h7f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2a7f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0096)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h69ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0069)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h87)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6996)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9669)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha599)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6933)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2ddd)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8711)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h077f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7887)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8778)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8515)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbfdf)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[1]_DFF_Q_D ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h935f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h935f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h935f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6ca0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hf2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h09d4)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h0d)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf62b)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8777)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h077f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I2 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0096)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h95)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2199)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4133)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2555)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0111)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7bff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd7ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf777)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h79ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h93)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h87)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6c93)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_ALU_I0  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_ALU_I0_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4c00)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb3ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h93)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h93)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h99c3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3993)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9363)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4c00)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb3ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h60a0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5f60)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9f5f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha09f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcb77)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3488)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb3ff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4c00)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbfff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha0bf)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5f7f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff2b)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hf2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0900)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I1 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[2]_DFF_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT4_F_I0 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM_I0_LUT2_F_I0_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9f5f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha09f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h60a0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5f60)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8777)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h60a0)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5f60)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9f5f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha09f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h953f)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_ALU_I0_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\stimIn[0][2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36.13-36.22|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14]_DFF_Q_D_ALU_SUM_COUT ),
    .COUT(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q_D_ALU_SUM_COUT ),
    .I0(\stimIn[0][2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q_D ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9]_DFF_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9]_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9]_DFFR_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155.1-165.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.ap_CS_fsm_state3 ),
    .Q(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE ),
    .I0(\u_fir.ap_CS_fsm_state3 ),
    .I1(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131.1-141.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_DFFR_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1 ),
    .RESET(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_DFFR_Q_RESET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_DFFR_Q_RESET_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_DFFR_Q_RESET ),
    .I0(ap_rst),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb000)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(\u_fir.ap_CS_fsm_state2 ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hf8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85.1-94.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h0e)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67.1-76.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:67.8-67.66" *)
  DFFSE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .CLK(\u_fir.ap_clk ),
    .D(\stimIn[0][2] ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .SET(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_DFFR_Q_RESET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbb1b)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I0(\u_fir.ap_CS_fsm_state4 ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h001d)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1d00)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he200)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT3_I2_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hf7)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I2(\u_fir.ap_CS_fsm_state4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hf7)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I2(\u_fir.ap_CS_fsm_state4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hf7)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_2  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT3_I0_2_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I2(\u_fir.ap_CS_fsm_state4 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hdd1d)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ),
    .I1(\u_fir.ap_CS_fsm_state4 ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h07f7)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2]_LUT4_I0_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ),
    .I2(\u_fir.ap_CS_fsm_state4 ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_DFFE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_DFFE_Q_D_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h04)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hf8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_DFFE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hd)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_DFFE_Q_D_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hea)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_DFFE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hd)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_DFFE_Q_D_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hea)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1  (
    .CIN(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT  (
    .CIN(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\stimIn[0][2] ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3] ),
    .RESET(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM  (
    .CIN(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_COUT ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT  (
    .CIN(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'sd2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\stimIn[0][2] ),
    .COUT(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F ),
    .I3(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ),
    .SUM(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h2a)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3] ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F_LUT2_I1_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_DFF_Q  (
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h40)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145 ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h04)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145 ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .I0(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1  (
    .F(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167.1-177.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(ap_start_LUT2_I1_F),
    .Q(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE_LUT2_F  (
    .F(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE ),
    .I0(ap_start_LUT2_I1_F),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q_CE_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[0]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[5][0]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][0]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[0]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[1]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][1]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[1]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[2]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[5][2]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][2]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[2]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[3]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[4][3]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][3]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[3]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[4]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[4][4]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][4]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[4]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[5]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[4][5]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][5]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[5]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[6]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[4][6]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][6]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[6]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q0[7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1_LUT4_I3_F_LUT3_I2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q0[7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q0[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \u_fir.shift_reg_U.q0[7]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q0[7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.ram[4][7]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][7]_LUT4_I0_F ),
    .I3(\u_fir.shift_reg_U.q0[7]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[0]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[0]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[1]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O  (
    .I0(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .I1(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .O(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D ),
    .S0(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[2]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[2]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[3]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[3]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[4]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[4]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[5]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[5]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[6]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[6]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.q1[7]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.q1[1]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.q1[7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.q1[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b4f)
  ) \u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F  (
    .F(\u_fir.shift_reg_U.q1[7]_DFFE_Q_D ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[3]_LUT2_I0_F_LUT2_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I2(\u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][0]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][1]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][2]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][3]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][4]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][5]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][6]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[0][6]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[0][6]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[0][6] ),
    .I1(\u_fir.shift_reg_U.ram[1][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[0][6]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[0][6]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][6]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h53ff)
  ) \u_fir.shift_reg_U.ram[0][6]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[0][6] ),
    .I1(\u_fir.shift_reg_U.ram[1][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[6]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[7][6]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[0][6]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[0][7]_DFFE_Q  (
    .CE(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_CE ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[0][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[0][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[0][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.shift_reg_U.ram[0][0]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[0][7]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[0][7]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[0][7] ),
    .I1(\u_fir.shift_reg_U.ram[1][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[0][7]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[0][7]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][7]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h53ff)
  ) \u_fir.shift_reg_U.ram[0][7]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[0][7] ),
    .I1(\u_fir.shift_reg_U.ram[1][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[7]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[6][7]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[0][7]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[1][0]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[1][0]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][0] ),
    .I1(\u_fir.shift_reg_U.ram[0][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[1][0]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][0]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][0]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) \u_fir.shift_reg_U.ram[1][0]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][0] ),
    .I1(\u_fir.shift_reg_U.ram[0][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[0]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[6][0]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[1][0]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[1][1]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[1][1]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][1] ),
    .I1(\u_fir.shift_reg_U.ram[0][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[1][1]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_S0 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][1]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][1]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) \u_fir.shift_reg_U.ram[1][1]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][1] ),
    .I1(\u_fir.shift_reg_U.ram[0][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[1]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[6][1]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[1][1]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[1][2]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[1][2]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][2] ),
    .I1(\u_fir.shift_reg_U.ram[0][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[1][2]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][2]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][2]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) \u_fir.shift_reg_U.ram[1][2]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][2] ),
    .I1(\u_fir.shift_reg_U.ram[0][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[2]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[6][2]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[1][2]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[1][3]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[1][3]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][3] ),
    .I1(\u_fir.shift_reg_U.ram[0][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[1][3]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][3]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][3]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) \u_fir.shift_reg_U.ram[1][3]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][3] ),
    .I1(\u_fir.shift_reg_U.ram[0][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[3]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[7][3]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[1][3]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[1][4]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[1][4]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][4] ),
    .I1(\u_fir.shift_reg_U.ram[0][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[1][4]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][4]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][4]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) \u_fir.shift_reg_U.ram[1][4]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][4] ),
    .I1(\u_fir.shift_reg_U.ram[0][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[4]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[7][4]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[1][4]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[1][5]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[1][5]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][5] ),
    .I1(\u_fir.shift_reg_U.ram[0][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd8cc)
  ) \u_fir.shift_reg_U.ram[1][5]_LUT3_I0_F_LUT4_I1  (
    .F(\u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][5]_LUT3_I0_F ),
    .I2(\u_fir.shift_reg_U.ram[3][5]_LUT3_I0_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) \u_fir.shift_reg_U.ram[1][5]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[1][5] ),
    .I1(\u_fir.shift_reg_U.ram[0][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F_MUX2_LUT5_I0  (
    .I0(\u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F ),
    .I1(\u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .O(\u_fir.shift_reg_U.q0[5]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fir.shift_reg_U.ram[6][5]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F  (
    .F(\u_fir.shift_reg_U.ram[1][5]_LUT4_I0_F_MUX2_LUT5_I0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[1][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[1][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[1][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[1][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[2][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[2][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[2][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[2][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[2][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][0]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][0]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][0] ),
    .I1(\u_fir.shift_reg_U.ram[2][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][0]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][0]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][0] ),
    .I1(\u_fir.shift_reg_U.ram[2][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][1]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][1]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][1] ),
    .I1(\u_fir.shift_reg_U.ram[2][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][1]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][1]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][1] ),
    .I1(\u_fir.shift_reg_U.ram[2][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][2]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][2]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][2] ),
    .I1(\u_fir.shift_reg_U.ram[2][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][2]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][2]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][2] ),
    .I1(\u_fir.shift_reg_U.ram[2][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][3]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][3]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][3] ),
    .I1(\u_fir.shift_reg_U.ram[2][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][3]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][3]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][3] ),
    .I1(\u_fir.shift_reg_U.ram[2][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][4]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][4]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][4] ),
    .I1(\u_fir.shift_reg_U.ram[2][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][4]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][4]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][4] ),
    .I1(\u_fir.shift_reg_U.ram[2][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][5]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][5]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][5] ),
    .I1(\u_fir.shift_reg_U.ram[2][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][5]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][5]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][5] ),
    .I1(\u_fir.shift_reg_U.ram[2][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][6]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][6]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][6] ),
    .I1(\u_fir.shift_reg_U.ram[2][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][6]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][6]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][6] ),
    .I1(\u_fir.shift_reg_U.ram[2][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[3][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[3][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[3][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[3][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[3][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[3][7]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[3][7]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][7] ),
    .I1(\u_fir.shift_reg_U.ram[2][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \u_fir.shift_reg_U.ram[3][7]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[3][7]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[3][7] ),
    .I1(\u_fir.shift_reg_U.ram[2][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1]_LUT4_I0_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[4][3]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[4][3]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[4][3] ),
    .I1(\u_fir.shift_reg_U.ram[5][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][3]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[4][3]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[4][3] ),
    .I1(\u_fir.shift_reg_U.ram[5][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[4][3]_LUT3_I0_F_LUT3_I0  (
    .F(\u_fir.shift_reg_U.q1[3]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[4][3]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[7][3]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[4][4]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[4][4]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[4][4] ),
    .I1(\u_fir.shift_reg_U.ram[5][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][4]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[4][4]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[4][4] ),
    .I1(\u_fir.shift_reg_U.ram[5][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[4][4]_LUT3_I0_F_LUT3_I0  (
    .F(\u_fir.shift_reg_U.q1[4]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[4][4]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[7][4]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[4][5]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[4][5]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[4][5] ),
    .I1(\u_fir.shift_reg_U.ram[5][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][5]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[4][5]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[4][5] ),
    .I1(\u_fir.shift_reg_U.ram[5][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[4][5]_LUT3_I0_F_LUT3_I0  (
    .F(\u_fir.shift_reg_U.q1[5]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[4][5]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[6][5]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[4][6]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[4][6]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[4][6] ),
    .I1(\u_fir.shift_reg_U.ram[5][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][6]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[4][6]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[4][6] ),
    .I1(\u_fir.shift_reg_U.ram[5][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[4][6]_LUT3_I0_F_LUT3_I0  (
    .F(\u_fir.shift_reg_U.q1[6]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[4][6]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[7][6]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[4][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[4][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[4][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[4][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[4][7]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[4][7]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[4][7] ),
    .I1(\u_fir.shift_reg_U.ram[5][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[4][7]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[4][7]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[4][7] ),
    .I1(\u_fir.shift_reg_U.ram[5][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[4][7]_LUT3_I0_F_LUT3_I0  (
    .F(\u_fir.shift_reg_U.q1[7]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[4][7]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[6][7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.shift_reg_U.ram[5][0]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[5][0]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[5][0] ),
    .I1(\u_fir.shift_reg_U.ram[4][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[5][0]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[5][0]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[5][0] ),
    .I1(\u_fir.shift_reg_U.ram[4][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.shift_reg_U.ram[5][1]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[5][1] ),
    .I1(\u_fir.shift_reg_U.ram[4][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[5][1] ),
    .I1(\u_fir.shift_reg_U.ram[4][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[5][2]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[5][2]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[5][2] ),
    .I1(\u_fir.shift_reg_U.ram[4][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \u_fir.shift_reg_U.ram[5][2]_LUT3_I0_1  (
    .F(\u_fir.shift_reg_U.ram[5][2]_LUT3_I0_1_F ),
    .I0(\u_fir.shift_reg_U.ram[5][2] ),
    .I1(\u_fir.shift_reg_U.ram[4][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[5][2]_LUT3_I0_F_LUT3_I0  (
    .F(\u_fir.shift_reg_U.q1[2]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[5][2]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[6][2]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[5][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[5][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[5][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[5][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[5][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[6][0]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[6][0]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][0] ),
    .I1(\u_fir.shift_reg_U.ram[7][0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fir.shift_reg_U.ram[6][0]_LUT3_I0_F_LUT3_I2  (
    .F(\u_fir.shift_reg_U.q1[0]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fir.shift_reg_U.ram[5][0]_LUT3_I0_1_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.shift_reg_U.ram[6][0]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_fir.shift_reg_U.ram[6][0]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[6][0]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][0] ),
    .I1(\u_fir.shift_reg_U.ram[7][0] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[6][1]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][1] ),
    .I1(\u_fir.shift_reg_U.ram[7][1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0  (
    .I0(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I0 ),
    .I1(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I1 ),
    .O(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .S0(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1  (
    .I0(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I0 ),
    .I1(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I1 ),
    .O(\u_fir.shift_reg_U.q1[1]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .S0(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I0_LUT4_F  (
    .F(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I3(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hafbf)
  ) \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I1_LUT4_F  (
    .F(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_1_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I3(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4050)
  ) \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I0 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I3(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fir.shift_reg_U.ram[6][1]_LUT3_I0_F_MUX2_LUT5_S0_I1 ),
    .I0(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I0_F ),
    .I1(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_CIN_ALU_COUT_SUM ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[2]_LUT3_I0_F_ALU_I1_SUM ),
    .I3(\u_fir.shift_reg_U.ram[5][1]_LUT3_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_fir.shift_reg_U.ram[6][1]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[6][1]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][1] ),
    .I1(\u_fir.shift_reg_U.ram[7][1] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[6][2]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[6][2]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][2] ),
    .I1(\u_fir.shift_reg_U.ram[7][2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_fir.shift_reg_U.ram[6][2]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[6][2]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][2] ),
    .I1(\u_fir.shift_reg_U.ram[7][2] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[6][5]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[6][5]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][5] ),
    .I1(\u_fir.shift_reg_U.ram[7][5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_fir.shift_reg_U.ram[6][5]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[6][5]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][5] ),
    .I1(\u_fir.shift_reg_U.ram[7][5] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[6][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[6][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[6][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[6][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[6][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h53)
  ) \u_fir.shift_reg_U.ram[6][7]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[6][7]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][7] ),
    .I1(\u_fir.shift_reg_U.ram[7][7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_fir.shift_reg_U.ram[6][7]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[6][7]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[6][7] ),
    .I1(\u_fir.shift_reg_U.ram[7][7] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][0]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][0]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][0]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][0]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[0] ),
    .I1(\u_fir.x_read_reg_72[0] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][1]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][1]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][1]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][1]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[1] ),
    .I1(\u_fir.x_read_reg_72[1] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][2]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][2]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][2]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][2]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[2] ),
    .I1(\u_fir.x_read_reg_72[2] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][3]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][3]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][3]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][3]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[3] ),
    .I1(\u_fir.x_read_reg_72[3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[7][3]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[7][3]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[7][3] ),
    .I1(\u_fir.shift_reg_U.ram[6][3] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \u_fir.shift_reg_U.ram[7][3]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[7][3]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[7][3] ),
    .I1(\u_fir.shift_reg_U.ram[6][3] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][4]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][4]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][4]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][4]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[4] ),
    .I1(\u_fir.x_read_reg_72[4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[7][4]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[7][4]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[7][4] ),
    .I1(\u_fir.shift_reg_U.ram[6][4] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \u_fir.shift_reg_U.ram[7][4]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[7][4]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[7][4] ),
    .I1(\u_fir.shift_reg_U.ram[6][4] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][5]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][5]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][5]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][5]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[5] ),
    .I1(\u_fir.x_read_reg_72[5] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][6]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][6]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][6]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][6]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[6] ),
    .I1(\u_fir.x_read_reg_72[6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h35)
  ) \u_fir.shift_reg_U.ram[7][6]_LUT3_I0  (
    .F(\u_fir.shift_reg_U.ram[7][6]_LUT3_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[7][6] ),
    .I1(\u_fir.shift_reg_U.ram[6][6] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40[0]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \u_fir.shift_reg_U.ram[7][6]_LUT4_I0  (
    .F(\u_fir.shift_reg_U.ram[7][6]_LUT4_I0_F ),
    .I0(\u_fir.shift_reg_U.ram[7][6] ),
    .I1(\u_fir.shift_reg_U.ram[6][6] ),
    .I2(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[1]_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O ),
    .I3(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.shift_reg_U.ram[7][7]_DFFE_Q  (
    .CE(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F ),
    .CLK(\u_fir.ap_clk ),
    .D(\u_fir.shift_reg_U.ram[7][7]_DFFE_Q_D ),
    .Q(\u_fir.shift_reg_U.ram[7][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \u_fir.shift_reg_U.ram[7][7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fir.shift_reg_U.ram[7][7]_DFFE_Q_D ),
    .I0(\u_fir.shift_reg_U.q1[7] ),
    .I1(\u_fir.x_read_reg_72[7] ),
    .I2(\u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[0]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[0] ),
    .Q(\u_fir.x_read_reg_72[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[1]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[1] ),
    .Q(\u_fir.x_read_reg_72[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[2]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[2] ),
    .Q(\u_fir.x_read_reg_72[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[3]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[3] ),
    .Q(\u_fir.x_read_reg_72[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[4]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[4] ),
    .Q(\u_fir.x_read_reg_72[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[5]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[5] ),
    .Q(\u_fir.x_read_reg_72[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[6]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[6] ),
    .Q(\u_fir.x_read_reg_72[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fir.x_read_reg_72[7]_DFFE_Q  (
    .CE(\u_fir.ap_CS_fsm_state1 ),
    .CLK(\u_fir.ap_clk ),
    .D(\x[7] ),
    .Q(\u_fir.x_read_reg_72[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ),
    .Q(\vectOut[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][0]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][0]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][0]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][0]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ),
    .Q(\vectOut[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf6b2)
  ) \vectOut[0][1]_LUT4_I2  (
    .F(\vectOut[2][1]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][1] ),
    .I3(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[0][1]_LUT4_I2_1  (
    .F(\vectOut[2][1]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][1] ),
    .I3(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ),
    .Q(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfb38)
  ) \vectOut[0][2]_LUT4_I3  (
    .F(\vectOut[1][2]_MUX2_LUT5_S0_I1 ),
    .I0(\vectOut[2][0] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcb08)
  ) \vectOut[0][2]_LUT4_I3_1  (
    .F(\vectOut[1][2]_MUX2_LUT5_S0_I0 ),
    .I0(\vectOut[2][0] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ),
    .Q(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][3]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][3]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][3]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][3]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ),
    .Q(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ),
    .Q(\vectOut[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[0][5]_LUT4_I2  (
    .F(\vectOut[0][5]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][5] ),
    .I3(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ),
    .Q(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ),
    .Q(\vectOut[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd490)
  ) \vectOut[0][7]_LUT4_I2  (
    .F(\vectOut[0][7]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[0][7] ),
    .I3(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ),
    .Q(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbcb)
  ) \vectOut[1][0]_LUT4_I3  (
    .F(\vectOut[0][0]_MUX2_LUT5_S0_I1 ),
    .I0(\vectOut[2][0] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3808)
  ) \vectOut[1][0]_LUT4_I3_1  (
    .F(\vectOut[0][0]_MUX2_LUT5_S0_I0 ),
    .I0(\vectOut[2][0] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ),
    .Q(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ),
    .Q(\vectOut[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][2]_MUX2_LUT5_S0  (
    .I0(\vectOut[1][2]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[1][2]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[1][2]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ),
    .Q(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbcb)
  ) \vectOut[1][3]_LUT4_I3  (
    .F(\vectOut[0][3]_MUX2_LUT5_S0_I1 ),
    .I0(\vectOut[2][0] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3808)
  ) \vectOut[1][3]_LUT4_I3_1  (
    .F(\vectOut[0][3]_MUX2_LUT5_S0_I0 ),
    .I0(\vectOut[2][0] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O ),
    .I3(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ),
    .Q(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd940)
  ) \vectOut[1][4]_LUT4_I2  (
    .F(\vectOut[1][4]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][4] ),
    .I3(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ),
    .Q(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ),
    .Q(\vectOut[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd940)
  ) \vectOut[1][6]_LUT4_I2  (
    .F(\vectOut[1][6]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][6] ),
    .I3(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ),
    .Q(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(ap_done),
    .Q(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][1]_DFFE_Q_D ),
    .Q(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \vectOut[2][1]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[2][1]_DFFE_Q_D ),
    .I0(\u_fir.ap_CS_fsm_state1 ),
    .I1(ap_start)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][1]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][1]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][1]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][1]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[0]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][0] ),
    .Q(\x[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[1]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][1] ),
    .Q(\x[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[2]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][2] ),
    .Q(\x[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[3]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][3] ),
    .Q(\x[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[4]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][4] ),
    .Q(\x[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[5]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][5] ),
    .Q(\x[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[6]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][6] ),
    .Q(\x[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \x[7]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][7] ),
    .Q(\x[7] )
  );
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[7]  = \u_fir.x_read_reg_72[7] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[6]  = \u_fir.x_read_reg_72[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[5]  = \u_fir.x_read_reg_72[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[4]  = \u_fir.x_read_reg_72[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[3]  = \u_fir.x_read_reg_72[3] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[2]  = \u_fir.x_read_reg_72[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[1]  = \u_fir.x_read_reg_72[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d1[0]  = \u_fir.x_read_reg_72[0] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[2]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[1]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[0]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[43]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[44]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[45]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[46]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[47]  = \stimIn[0][2] ;
  assign \u_fir.shift_reg_q1[6]  = \u_fir.shift_reg_U.q1[6] ;
  assign \u_fir.shift_reg_q1[5]  = \u_fir.shift_reg_U.q1[5] ;
  assign \u_fir.shift_reg_q1[4]  = \u_fir.shift_reg_U.q1[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[0]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[1]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[2]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[4]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[5]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[0]  = \u_fir.shift_reg_U.q1[0] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[1]  = \u_fir.shift_reg_U.q1[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[2]  = \u_fir.shift_reg_U.q1[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[3]  = \u_fir.shift_reg_U.q1[3] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[4]  = \u_fir.shift_reg_U.q1[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[5]  = \u_fir.shift_reg_U.q1[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[6]  = \u_fir.shift_reg_U.q1[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0[7]  = \u_fir.shift_reg_U.q1[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[63]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[62]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[61]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[60]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[59]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[58]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[57]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[56]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[55]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[54]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[53]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[52]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[51]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[50]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[49]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[48]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[47]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[46]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[45]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[44]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[43]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[39]  = \stimIn[0][2] ;
  assign \stimIn[0][3]  = \stimIn[0][2] ;
  assign \stimIn[0][4]  = \stimIn[0][2] ;
  assign \stimIn[0][5]  = \stimIn[0][2] ;
  assign \stimIn[0][6]  = \stimIn[0][2] ;
  assign \stimIn[0][7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[5]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[4]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[2]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[1]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln61_fu_110_p1[0]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in0[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[43]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[44]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[45]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[46]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p[47]  = \stimIn[0][2] ;
  assign \u_fir.shift_reg_q1[3]  = \u_fir.shift_reg_U.q1[3] ;
  assign \u_fir.shift_reg_q1[2]  = \u_fir.shift_reg_U.q1[2] ;
  assign \u_fir.shift_reg_q1[1]  = \u_fir.shift_reg_U.q1[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[14]  = \stimIn[0][2] ;
  assign \vectOut[2][7]  = \stimIn[0][2] ;
  assign \vectOut[2][6]  = \stimIn[0][2] ;
  assign \vectOut[2][5]  = \stimIn[0][2] ;
  assign \vectOut[2][4]  = \stimIn[0][2] ;
  assign \vectOut[2][3]  = \vectOut[2][0] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[0]  = \u_fir.x_read_reg_72[0] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[1]  = \u_fir.x_read_reg_72[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[2]  = \u_fir.x_read_reg_72[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[3]  = \u_fir.x_read_reg_72[3] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[4]  = \u_fir.x_read_reg_72[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[5]  = \u_fir.x_read_reg_72[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[6]  = \u_fir.x_read_reg_72[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1[7]  = \u_fir.x_read_reg_72[7] ;
  assign \vectOut[2][2]  = \vectOut[2][0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.dout[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din1[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[0]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[1]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[2]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[4]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[5]  = \stimIn[0][2] ;
  assign \y[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ;
  assign \y[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ;
  assign \y[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ;
  assign \y[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ;
  assign \y[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ;
  assign \y[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ;
  assign \y[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ;
  assign \y[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ;
  assign \y[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ;
  assign \y[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ;
  assign \y[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ;
  assign \y[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ;
  assign \y[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ;
  assign \y[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ;
  assign \y[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ;
  assign \y[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[18]  = \stimIn[0][2] ;
  assign \u_fir.ap_CS_fsm[4]  = ap_done;
  assign \u_fir.ap_CS_fsm[3]  = \u_fir.ap_CS_fsm_state4 ;
  assign \u_fir.ap_CS_fsm[2]  = \u_fir.ap_CS_fsm_state3 ;
  assign \u_fir.ap_CS_fsm[1]  = \u_fir.ap_CS_fsm_state2 ;
  assign \u_fir.ap_CS_fsm[0]  = \u_fir.ap_CS_fsm_state1 ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[7]  = \u_fir.x_read_reg_72[7] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[6]  = \u_fir.x_read_reg_72[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[5]  = \u_fir.x_read_reg_72[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[4]  = \u_fir.x_read_reg_72[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[3]  = \u_fir.x_read_reg_72[3] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[2]  = \u_fir.x_read_reg_72[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[1]  = \u_fir.x_read_reg_72[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.x[0]  = \u_fir.x_read_reg_72[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.in1[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.dout[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[0]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[1]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[2]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[4]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[5]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[43]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[44]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[45]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[46]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.c[47]  = \stimIn[0][2] ;
  assign \u_fir.shift_reg_q1[0]  = \u_fir.shift_reg_U.q1[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.shift_reg_q0[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.shift_reg_q0[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.shift_reg_q0[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.shift_reg_q0[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.shift_reg_q0[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.shift_reg_q0[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.shift_reg_q0[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.shift_reg_q0[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.din0[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.x[7]  = \x[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[63]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[62]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[61]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[60]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[59]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[58]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[57]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[56]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[55]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[54]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[53]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[52]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[51]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[50]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[49]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[48]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[47]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[46]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[45]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[44]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[43]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[5]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[4]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[2]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[1]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.zext_ln66_fu_102_p1[0]  = \stimIn[0][2] ;
  assign \u_fir.x[6]  = \x[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_address0[2]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_address0[1]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_address0[0]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0] ;
  assign \u_fir.x[5]  = \x[5] ;
  assign \u_fir.x[4]  = \x[4] ;
  assign \u_fir.x[3]  = \x[3] ;
  assign \u_fir.x[2]  = \x[2] ;
  assign \u_fir.x[1]  = \x[1] ;
  assign \u_fir.x[0]  = \x[0] ;
  assign \u_fir.shift_reg_U.d0[3]  = \u_fir.shift_reg_U.q1[3] ;
  assign \u_fir.shift_reg_U.d0[4]  = \u_fir.shift_reg_U.q1[4] ;
  assign \u_fir.shift_reg_U.d0[5]  = \u_fir.shift_reg_U.q1[5] ;
  assign \u_fir.shift_reg_U.d0[6]  = \u_fir.shift_reg_U.q1[6] ;
  assign \u_fir.shift_reg_U.d0[7]  = \u_fir.shift_reg_U.q1[7] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[7]  = \u_fir.shift_reg_U.q1[7] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[6]  = \u_fir.shift_reg_U.q1[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[5]  = \u_fir.shift_reg_U.q1[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[4]  = \u_fir.shift_reg_U.q1[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[3]  = \u_fir.shift_reg_U.q1[3] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[2]  = \u_fir.shift_reg_U.q1[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[1]  = \u_fir.shift_reg_U.q1[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_d0[0]  = \u_fir.shift_reg_U.q1[0] ;
  assign \u_fir.shift_reg_U.d0[0]  = \u_fir.shift_reg_U.q1[0] ;
  assign \u_fir.shift_reg_U.d0[1]  = \u_fir.shift_reg_U.q1[1] ;
  assign \u_fir.shift_reg_U.d0[2]  = \u_fir.shift_reg_U.q1[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_q0[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[22]  = \stimIn[0][2] ;
  assign \u_fir.y[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ;
  assign \u_fir.y[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ;
  assign \u_fir.y[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ;
  assign \u_fir.y[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p1[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p10[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p00[13]  = \stimIn[0][2] ;
  assign \u_fir.y[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ;
  assign \u_fir.y[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ;
  assign \u_fir.y[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ;
  assign \u_fir.y[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ;
  assign \u_fir.y[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ;
  assign \u_fir.y[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ;
  assign \u_fir.y[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[0]  = \u_fir.shift_reg_U.q0[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[1]  = \u_fir.shift_reg_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[2]  = \u_fir.shift_reg_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[3]  = \u_fir.shift_reg_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[4]  = \u_fir.shift_reg_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[5]  = \u_fir.shift_reg_U.q0[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[6]  = \u_fir.shift_reg_U.q0[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p0[7]  = \u_fir.shift_reg_U.q0[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[8] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[9] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[10] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[11] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[12] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[13] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[14] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.grp_fu_132_p3[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.p_reg[15] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_q0[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[5] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[6]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[6] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[7]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[8]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[8] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[9]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[9] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[10]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[10] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[11]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[11] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[12]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[13]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[13] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[14]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_out[15]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15] ;
  assign \u_fir.y[4]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[4] ;
  assign \u_fir.y[3]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[3] ;
  assign \u_fir.y[2]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[2] ;
  assign \u_fir.y[1]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[1] ;
  assign \u_fir.y[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[8]  = \stimIn[0][2] ;
  assign \u_fir.shift_reg_U.d1[7]  = \u_fir.x_read_reg_72[7] ;
  assign \u_fir.shift_reg_U.d1[6]  = \u_fir.x_read_reg_72[6] ;
  assign \u_fir.shift_reg_U.d1[5]  = \u_fir.x_read_reg_72[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[7]  = \u_fir.shift_reg_U.q1[7] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[6]  = \u_fir.shift_reg_U.q1[6] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[5]  = \u_fir.shift_reg_U.q1[5] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[4]  = \u_fir.shift_reg_U.q1[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[3]  = \u_fir.shift_reg_U.q1[3] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[2]  = \u_fir.shift_reg_U.q1[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[1]  = \u_fir.shift_reg_U.q1[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_q1[0]  = \u_fir.shift_reg_U.q1[0] ;
  assign \u_fir.shift_reg_U.d1[4]  = \u_fir.x_read_reg_72[4] ;
  assign \u_fir.shift_reg_U.d1[3]  = \u_fir.x_read_reg_72[3] ;
  assign \u_fir.shift_reg_U.d1[2]  = \u_fir.x_read_reg_72[2] ;
  assign \u_fir.shift_reg_U.d1[1]  = \u_fir.x_read_reg_72[1] ;
  assign \u_fir.shift_reg_U.d1[0]  = \u_fir.x_read_reg_72[0] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[63]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[62]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[61]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[60]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[59]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[58]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[57]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[56]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[55]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[54]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[53]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[52]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[51]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[50]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[49]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[48]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[47]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[46]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[45]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[44]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[43]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[42]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[41]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[40]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[39]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[38]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[37]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[36]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[35]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[34]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[33]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[32]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[31]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[30]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[29]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[28]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[27]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[26]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[25]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[20]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[10]  = \stimIn[0][2] ;
  assign ap_ready = ap_done;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[8]  = \stimIn[0][2] ;
  assign \u_fir.ap_CS_fsm_state5  = ap_done;
  assign \u_fir.ap_ST_fsm_state3_blk  = \stimIn[0][2] ;
  assign \u_fir.ap_ST_fsm_state5_blk  = \stimIn[0][2] ;
  assign \u_fir.ap_done  = ap_done;
  assign \u_fir.ap_ready  = ap_done;
  assign \u_fir.ap_rst  = ap_rst;
  assign \u_fir.ap_start  = ap_start;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm_pp0_stage0  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0_01001  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0_11001  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_block_pp0_stage0_subdone  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_continue_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_done_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_done_reg  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter0  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_ready_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_rst  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_start  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_start_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.ce0  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.reset  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_ce0_local  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_continue_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_exit_done  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter3_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_ready_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_rst  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_start  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_start_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[5]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[4]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.ce  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[3]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[2]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[1]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[1] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.zext_ln56_fu_126_p1[0]  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[15]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[14]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.ce  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[13]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[12]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[11]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[10]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[9]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[8]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[7]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.rst  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.reset  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_ce0  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.shift_reg_ce0_local  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[6]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[5]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_ce0  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_CS_fsm  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_CS_fsm_pp0_stage0  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_block_pp0_stage0  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_block_pp0_stage0_11001  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_block_pp0_stage0_subdone  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_continue_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_done_reg  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter0  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_ready_int  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_rst  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_start  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_start_int  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_clk  = \u_fir.ap_clk ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_continue_int  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_ready_int  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_rst  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_start  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_start_int  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_ce0  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1 ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.shift_reg_ce0_local  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1 ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[0]  = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4] ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg ;
  assign \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce0  = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1 ;
  assign \u_fir.shift_reg_q1[7]  = \u_fir.shift_reg_U.q1[7] ;
  assign \u_fir.shift_reg_U.clk  = \u_fir.ap_clk ;
  assign \u_fir.shift_reg_U.reset  = ap_rst;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[24]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[23]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[22]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[21]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[20]  = \stimIn[0][2] ;
  assign \u_fir.y_ap_vld  = ap_done;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[19]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[18]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[17]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[16]  = \stimIn[0][2] ;
  assign \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a[15]  = \stimIn[0][2] ;
  assign y_ap_vld = ap_done;
endmodule
