/*
 * Copyright (c) 2024 Hounjoung Rim <hounjoung@tsnlab.com>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_TCC_TIC_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_TCC_TIC_H_

#define TIC_INT_TYPE_LEVEL_HIGH   0x1
#define TIC_INT_TYPE_LEVEL_LOW    0x2
#define TIC_INT_TYPE_EDGE_RISING  0x4
#define TIC_INT_TYPE_EDGE_FALLING 0x8
#define TIC_INT_TYPE_EDGE_BOTH    (TIC_INT_TYPE_EDGE_RISING | TIC_INT_TYPE_EDGE_FALLING)

#define TIC_IRQ_DEFAULT_PRIORITY 0xFA
#define TIC_PRIORITY_NO_MEAN     0x100

#define TIC_SPI 0x0
#define TIC_PPI 0x1

#define TIC_PPI_START 16
#define TIC_SPI_START 32

#define GIC_PPI_INT_BASE TIC_PPI_START

#define TIC_CAN0_0                (TIC_SPI_START + 0UL)
#define TIC_CAN0_1                (TIC_SPI_START + 1UL)
#define TIC_CAN1_0                (TIC_SPI_START + 2UL)
#define TIC_CAN1_1                (TIC_SPI_START + 3UL)
#define TIC_CAN2_0                (TIC_SPI_START + 4UL)
#define TIC_CAN2_1                (TIC_SPI_START + 5UL)
#define TIC_GPSB                  (TIC_SPI_START + 6UL)
#define TIC_GPSB1                 (TIC_SPI_START + 7UL)
#define TIC_GPSB2                 (TIC_SPI_START + 8UL)
#define TIC_GPSB3                 (TIC_SPI_START + 9UL)
#define TIC_GPSB4                 (TIC_SPI_START + 10UL)
#define TIC_GPSB0_DMA             (TIC_SPI_START + 11UL)
#define TIC_GPSB1_DMA             (TIC_SPI_START + 12UL)
#define TIC_GPSB2_DMA             (TIC_SPI_START + 13UL)
#define TIC_GPSB3_DMA             (TIC_SPI_START + 14UL)
#define TIC_GPSB4_DMA             (TIC_SPI_START + 15UL)
#define TIC_UART0                 (TIC_SPI_START + 16UL)
#define TIC_UART1                 (TIC_SPI_START + 17UL)
#define TIC_UART2                 (TIC_SPI_START + 18UL)
#define TIC_UART3                 (TIC_SPI_START + 19UL)
#define TIC_UART4                 (TIC_SPI_START + 20UL)
#define TIC_UART5                 (TIC_SPI_START + 21UL)
#define TIC_DMA0                  (TIC_SPI_START + 22UL)
#define TIC_DMA1                  (TIC_SPI_START + 23UL)
#define TIC_DMA2                  (TIC_SPI_START + 24UL)
#define TIC_DMA3                  (TIC_SPI_START + 25UL)
#define TIC_DMA4                  (TIC_SPI_START + 26UL)
#define TIC_DMA5                  (TIC_SPI_START + 27UL)
#define TIC_DMA6                  (TIC_SPI_START + 28UL)
#define TIC_DMA7                  (TIC_SPI_START + 29UL)
#define TIC_I2C                   (TIC_SPI_START + 30UL)
#define TIC_I2C1                  (TIC_SPI_START + 31UL)
#define TIC_I2C2                  (TIC_SPI_START + 32UL)
#define TIC_I2C3                  (TIC_SPI_START + 33UL)
#define TIC_I2C4                  (TIC_SPI_START + 34UL)
#define TIC_I2C5                  (TIC_SPI_START + 35UL)
#define TIC_VS_I2C0               (TIC_SPI_START + 36UL)
#define TIC_VS_I2C1               (TIC_SPI_START + 37UL)
#define TIC_VS_I2C2               (TIC_SPI_START + 38UL)
#define TIC_VS_I2C3               (TIC_SPI_START + 39UL)
#define TIC_VS_I2C4               (TIC_SPI_START + 40UL)
#define TIC_VS_I2C5               (TIC_SPI_START + 41UL)
#define TIC_ICTC0                 (TIC_SPI_START + 42UL)
#define TIC_ICTC1                 (TIC_SPI_START + 43UL)
#define TIC_ICTC2                 (TIC_SPI_START + 44UL)
#define TIC_ICTC3                 (TIC_SPI_START + 45UL)
#define TIC_ICTC4                 (TIC_SPI_START + 46UL)
#define TIC_ICTC5                 (TIC_SPI_START + 47UL)
#define TIC_RED_ICTC0             (TIC_SPI_START + 48UL)
#define TIC_RED_ICTC1             (TIC_SPI_START + 49UL)
#define TIC_RED_ICTC2             (TIC_SPI_START + 50UL)
#define TIC_RED_ICTC3             (TIC_SPI_START + 51UL)
#define TIC_RED_ICTC4             (TIC_SPI_START + 52UL)
#define TIC_RED_ICTC5             (TIC_SPI_START + 53UL)
#define TIC_ADC0                  (TIC_SPI_START + 54UL)
#define TIC_ADC1                  (TIC_SPI_START + 55UL)
#define TIC_TIMER_0               (TIC_SPI_START + 56UL)
#define TIC_TIMER_1               (TIC_SPI_START + 57UL)
#define TIC_TIMER_2               (TIC_SPI_START + 58UL)
#define TIC_TIMER_3               (TIC_SPI_START + 59UL)
#define TIC_TIMER_4               (TIC_SPI_START + 60UL)
#define TIC_TIMER_5               (TIC_SPI_START + 61UL)
#define TIC_TIMER_6               (TIC_SPI_START + 62UL)
#define TIC_TIMER_7               (TIC_SPI_START + 63UL)
#define TIC_TIMER_8               (TIC_SPI_START + 64UL)
#define TIC_TIMER_9               (TIC_SPI_START + 65UL)
#define TIC_WATCHDOG              (TIC_SPI_START + 66UL)
#define TIC_PMU_WATCHDOG          (TIC_SPI_START + 67UL)
#define TIC_DEFAULT_SLV_ERR       (TIC_SPI_START + 68UL)
#define TIC_SFMC                  (TIC_SPI_START + 69UL)
#define TIC_CR5_PMU               (TIC_SPI_START + 70UL)
#define TIC_EXT0                  (TIC_SPI_START + 71UL)
#define TIC_EXT1                  (TIC_SPI_START + 72UL)
#define TIC_EXT2                  (TIC_SPI_START + 73UL)
#define TIC_EXT3                  (TIC_SPI_START + 74UL)
#define TIC_EXT4                  (TIC_SPI_START + 75UL)
#define TIC_EXT5                  (TIC_SPI_START + 76UL)
#define TIC_EXT6                  (TIC_SPI_START + 77UL)
#define TIC_EXT7                  (TIC_SPI_START + 78UL)
#define TIC_EXT8                  (TIC_SPI_START + 79UL)
#define TIC_EXT9                  (TIC_SPI_START + 80UL)
#define TIC_EXT_N0                (TIC_SPI_START + 81UL)
#define TIC_EXT_N1                (TIC_SPI_START + 82UL)
#define TIC_EXT_N2                (TIC_SPI_START + 83UL)
#define TIC_EXT_N3                (TIC_SPI_START + 84UL)
#define TIC_EXT_N4                (TIC_SPI_START + 85UL)
#define TIC_EXT_N5                (TIC_SPI_START + 86UL)
#define TIC_EXT_N6                (TIC_SPI_START + 87UL)
#define TIC_EXT_N7                (TIC_SPI_START + 88UL)
#define TIC_EXT_N8                (TIC_SPI_START + 89UL)
#define TIC_EXT_N9                (TIC_SPI_START + 90UL)
#define TIC_FMU_IRQ               (TIC_SPI_START + 91UL)
#define TIC_FMU_FIQ               (TIC_SPI_START + 92UL)
#define TIC_I2S_DMA               (TIC_SPI_START + 93UL)
#define TIC_GMAC                  (TIC_SPI_START + 94UL)
#define TIC_GMAC_TX0              (TIC_SPI_START + 95UL)
#define TIC_GMAC_TX1              (TIC_SPI_START + 96UL)
#define TIC_GMAC_RX0              (TIC_SPI_START + 97UL)
#define TIC_GMAC_RX1              (TIC_SPI_START + 98UL)
#define TIC_SRAM_ECC              (TIC_SPI_START + 99UL)
#define TIC_DMAC_                 (TIC_SPI_START + 100UL)
#define TIC_DMAC_INT_CLEAR        (TIC_SPI_START + 101UL)
#define TIC_DMAC_INTERR           (TIC_SPI_START + 102UL)
#define TIC_HSM_WDT_OUTPUT        (TIC_SPI_START + 103UL)
#define TIC_MBOX_SLV_TX           (TIC_SPI_START + 104UL)
#define TIC_MBOX_MST_TX           (TIC_SPI_START + 105UL)
#define TIC_AES                   (TIC_SPI_START + 106UL)
#define TIC_TRNG                  (TIC_SPI_START + 107UL)
#define TIC_TRNG_FAD              (TIC_SPI_START + 108UL)
#define TIC_PKE                   (TIC_SPI_START + 109UL)
#define TIC_PKE_ECC_S             (TIC_SPI_START + 110UL)
#define TIC_PKE_ECC_D             (TIC_SPI_START + 111UL)
#define TIC_HSM_DEFAULT_SLV_ERR   (TIC_SPI_START + 112UL)
#define TIC_HSM_CPU_SYS_RESET_REQ (TIC_SPI_START + 113UL)
#define TIC_PFLASH                (TIC_SPI_START + 114UL)
#define TIC_DFLASH                (TIC_SPI_START + 115UL)
#define TIC_RTC_ALARM             (TIC_SPI_START + 116UL)
#define TIC_RTC_WAKEUP            (TIC_SPI_START + 117UL)
#define TIC_GMAC_TX2              (TIC_SPI_START + 118UL)
#define TIC_GMAC_RX2              (TIC_SPI_START + 119UL)
#define TIC_SFMC1                 (TIC_SPI_START + 120UL)
#define TIC_SPU                   (TIC_SPI_START + 121UL)

#define TIC_EINT_START_INT (TIC_EXT0)
#define TIC_EINT_END_INT   (TIC_EXT9)
#define TIC_EINT_NUM       ((unsigned long)TIC_EXT_N0 - (unsigned long)TIC_EXT0)

#define TIC_INT_SRC_CNT (TIC_SPU + 1UL)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_TCC_TIC_H_ */
