{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683728182471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683728182471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 19:46:22 2023 " "Processing started: Wed May 10 19:46:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683728182471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728182471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728182471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683728182661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683728182662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InputRR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InputRR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RRINDECIDER-struct " "Found design unit 1: RRINDECIDER-struct" {  } { { "InputRR.vhd" "" { Text "/home/kartik/RISC_Pipelined/InputRR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190118 ""} { "Info" "ISGN_ENTITY_NAME" "1 RRINDECIDER " "Found entity 1: RRINDECIDER" {  } { { "InputRR.vhd" "" { Text "/home/kartik/RISC_Pipelined/InputRR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2X1_3MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2X1_3MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_3bit-arch_Mux_2to1_3bit " "Found design unit 1: Mux_2to1_3bit-arch_Mux_2to1_3bit" {  } { { "2X1_3MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_3MUX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190119 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_3bit " "Found entity 1: Mux_2to1_3bit" {  } { { "2X1_3MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_3MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2X1_8BIT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2X1_8BIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_8bit-arch_Mux_2to1_8bit " "Found design unit 1: Mux_2to1_8bit-arch_Mux_2to1_8bit" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_8bit " "Found entity 1: Mux_2to1_8bit" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2X1_16MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2X1_16MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_16bit-arch_Mux_2to1_16bit " "Found design unit 1: Mux_2to1_16bit-arch_Mux_2to1_16bit" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_16bit " "Found entity 1: Mux_2to1_16bit" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rr_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RR-rr_arch " "Found design unit 1: RR-rr_arch" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190121 ""} { "Info" "ISGN_ENTITY_NAME" "1 RR " "Found entity 1: RR" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RFA3IN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RFA3IN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFA3INDECIDER-struct " "Found design unit 1: RFA3INDECIDER-struct" {  } { { "RFA3IN.vhd" "" { Text "/home/kartik/RISC_Pipelined/RFA3IN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190121 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFA3INDECIDER " "Found entity 1: RFA3INDECIDER" {  } { { "RFA3IN.vhd" "" { Text "/home/kartik/RISC_Pipelined/RFA3IN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loader-loader_arch " "Found design unit 1: loader-loader_arch" {  } { { "loader.vhd" "" { Text "/home/kartik/RISC_Pipelined/loader.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190122 ""} { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "loader.vhd" "" { Text "/home/kartik/RISC_Pipelined/loader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_C_Z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF_C_Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFCZ-behave " "Found design unit 1: RFCZ-behave" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190122 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFCZ " "Found entity 1: RFCZ" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stall_and_throw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Stall_and_throw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stall_and_throw-behave " "Found design unit 1: Stall_and_throw-behave" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190123 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stall_and_throw " "Found entity 1: Stall_and_throw" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_hazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_hazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_hazards-arch_load_hazards " "Found design unit 1: load_hazards-arch_load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190123 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_hazards " "Found entity 1: load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Execution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Executor-Executor_arch " "Found design unit 1: Executor-Executor_arch" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Executor " "Found entity 1: Executor" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdA-FwdA_arch " "Found design unit 1: FwdA-FwdA_arch" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190125 ""} { "Info" "ISGN_ENTITY_NAME" "1 FwdA " "Found entity 1: FwdA" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdB-arch_FwdB " "Found design unit 1: FwdB-arch_FwdB" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190125 ""} { "Info" "ISGN_ENTITY_NAME" "1 FwdB " "Found entity 1: FwdB" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_MUX_Control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_MUX_Control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MUX_Control_unit-arch_PC_MUX_Control_unit " "Found design unit 1: PC_MUX_Control_unit-arch_PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190126 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MUX_Control_unit " "Found entity 1: PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-arch_SignExtender " "Found design unit 1: SignExtender-arch_SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190127 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile_arch " "Found design unit 1: RegisterFile-RegisterFile_arch" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190127 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch_register_16bit " "Found design unit 1: register_16bit-arch_register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190128 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-arch_register_1bit " "Found design unit 1: register_1bit-arch_register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190128 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelineRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-arch_PipelineRegister " "Found design unit 1: PipelineRegister-arch_PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190129 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4to1_16bit-arch_Mux_4to1_16bit " "Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_16bit " "Found entity 1: Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_arch " "Found design unit 1: InstructionMemory-InstructionMemory_arch" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190130 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch_Datapath " "Found design unit 1: Datapath-arch_Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory_arch " "Found design unit 1: DataMemory-DataMemory_arch" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190131 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190132 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_tb-test_arch " "Found design unit 1: testbench_tb-test_arch" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190133 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_tb " "Found entity 1: testbench_tb" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryaccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMACCESS-MEMACCESS_arch " "Found design unit 1: MEMACCESS-MEMACCESS_arch" {  } { { "memoryaccess.vhd" "" { Text "/home/kartik/RISC_Pipelined/memoryaccess.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190133 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMACCESS " "Found entity 1: MEMACCESS" {  } { { "memoryaccess.vhd" "" { Text "/home/kartik/RISC_Pipelined/memoryaccess.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683728190133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683728190188 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(318) " "VHDL Process Statement warning at Datapath.vhd(318): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190212 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(319) " "VHDL Process Statement warning at Datapath.vhd(319): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190212 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_addr Datapath.vhd(329) " "VHDL Process Statement warning at Datapath.vhd(329): signal \"pe_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190212 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_8 Datapath.vhd(331) " "VHDL Process Statement warning at Datapath.vhd(331): signal \"RREX_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190212 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREXOUT_DATA2 Datapath.vhd(332) " "VHDL Process Statement warning at Datapath.vhd(332): signal \"RREXOUT_DATA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190212 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2out Datapath.vhd(344) " "VHDL Process Statement warning at Datapath.vhd(344): signal \"alu2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190213 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMEM_DATA1 Datapath.vhd(349) " "VHDL Process Statement warning at Datapath.vhd(349): signal \"EXMEM_DATA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190213 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataOut Datapath.vhd(369) " "VHDL Process Statement warning at Datapath.vhd(369): signal \"DataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190213 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[122..85\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"IFID_in\[122..85\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[68..16\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"IFID_in\[68..16\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[122..85\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"IDRR_in\[122..85\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[68..48\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"IDRR_in\[68..48\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[122..106\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"RREX_in\[122..106\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[102..85\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"RREX_in\[102..85\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[52..48\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"RREX_in\[52..48\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[122..106\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"EXMEM_in\[122..106\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190218 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[102..101\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"EXMEM_in\[102..101\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190219 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[51..50\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"EXMEM_in\[51..50\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190219 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[48\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"EXMEM_in\[48\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190219 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[106..101\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"MEMWB_in\[106..101\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190219 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[68..53\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"MEMWB_in\[68..53\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190219 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[51..48\] Datapath.vhd(244) " "Using initial value X (don't care) for net \"MEMWB_in\[51..48\]\" at Datapath.vhd(244)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 244 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190219 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister PipelineRegister:IFID " "Elaborating entity \"PipelineRegister\" for hierarchy \"PipelineRegister:IFID\"" {  } { { "Datapath.vhd" "IFID" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IMem\"" {  } { { "Datapath.vhd" "IMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190266 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instructions InstructionMemory.vhd(27) " "VHDL Process Statement warning at InstructionMemory.vhd(27): signal \"Instructions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190268 "|Datapath|InstructionMemory:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instructions InstructionMemory.vhd(28) " "VHDL Process Statement warning at InstructionMemory.vhd(28): signal \"Instructions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190268 "|Datapath|InstructionMemory:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DMem\"" {  } { { "Datapath.vhd" "DMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(22) " "VHDL Process Statement warning at DataMemory.vhd(22): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190273 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_memory DataMemory.vhd(23) " "VHDL Process Statement warning at DataMemory.vhd(23): signal \"data_in_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190273 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(24) " "VHDL Process Statement warning at DataMemory.vhd(24): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190274 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(25) " "VHDL Process Statement warning at DataMemory.vhd(25): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190274 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(26) " "VHDL Process Statement warning at DataMemory.vhd(26): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190274 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_memory DataMemory.vhd(20) " "VHDL Process Statement warning at DataMemory.vhd(20): inferring latch(es) for signal or variable \"data_out_memory\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190274 "|Datapath|DataMemory:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "Datapath.vhd" "RF" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(26) " "VHDL Process Statement warning at RegisterFile.vhd(26): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(28) " "VHDL Process Statement warning at RegisterFile.vhd(28): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(30) " "VHDL Process Statement warning at RegisterFile.vhd(30): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(32) " "VHDL Process Statement warning at RegisterFile.vhd(32): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(34) " "VHDL Process Statement warning at RegisterFile.vhd(34): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(36) " "VHDL Process Statement warning at RegisterFile.vhd(36): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(38) " "VHDL Process Statement warning at RegisterFile.vhd(38): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190278 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address3num RegisterFile.vhd(23) " "VHDL Process Statement warning at RegisterFile.vhd(23): inferring latch(es) for signal or variable \"address3num\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190279 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regzero RegisterFile.vhd(67) " "VHDL Process Statement warning at RegisterFile.vhd(67): signal \"regzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190279 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_data RegisterFile.vhd(69) " "VHDL Process Statement warning at RegisterFile.vhd(69): signal \"RF_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190279 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out1 RegisterFile.vhd(64) " "VHDL Process Statement warning at RegisterFile.vhd(64): inferring latch(es) for signal or variable \"data_out1\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190280 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regzero RegisterFile.vhd(76) " "VHDL Process Statement warning at RegisterFile.vhd(76): signal \"regzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190280 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_data RegisterFile.vhd(78) " "VHDL Process Statement warning at RegisterFile.vhd(78): signal \"RF_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190280 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out2 RegisterFile.vhd(73) " "VHDL Process Statement warning at RegisterFile.vhd(73): inferring latch(es) for signal or variable \"data_out2\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190280 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[0\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[0\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190281 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[1\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[1\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[2\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[2\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[3\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[3\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[4\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[4\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[5\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[5\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[6\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[6\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[7\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[7\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[8\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[8\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[9\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[9\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[10\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[10\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[11\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[11\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[12\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[12\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[13\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[13\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[14\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[14\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[15\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[15\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[0\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[0\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[1\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[1\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[2\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[2\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190282 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[3\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[3\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[4\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[4\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[5\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[5\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[6\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[6\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[7\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[7\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[8\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[8\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[9\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[9\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[10\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[10\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[11\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[11\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[12\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[12\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[13\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[13\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[14\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[14\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[15\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[15\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write:address3num\[0\] RegisterFile.vhd(26) " "Inferred latch for \"write:address3num\[0\]\" at RegisterFile.vhd(26)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190283 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write:address3num\[1\] RegisterFile.vhd(26) " "Inferred latch for \"write:address3num\[1\]\" at RegisterFile.vhd(26)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190284 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write:address3num\[2\] RegisterFile.vhd(26) " "Inferred latch for \"write:address3num\[2\]\" at RegisterFile.vhd(26)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190284 "|Datapath|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1_16bit Mux_4to1_16bit:muxAluA " "Elaborating entity \"Mux_4to1_16bit\" for hierarchy \"Mux_4to1_16bit:muxAluA\"" {  } { { "Datapath.vhd" "muxAluA" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190290 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Mux_4to1_16bit.vhd(16) " "VHDL Process Statement warning at Mux_4to1_16bit.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190291 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[0\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[1\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[2\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[3\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[4\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[5\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[6\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[7\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[8\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[9\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[10\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[11\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[12\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[13\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[14\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[15\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190292 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit register_1bit:cflag " "Elaborating entity \"register_1bit\" for hierarchy \"register_1bit:cflag\"" {  } { { "Datapath.vhd" "cflag" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX_Control_unit PC_MUX_Control_unit:pcController " "Elaborating entity \"PC_MUX_Control_unit\" for hierarchy \"PC_MUX_Control_unit:pcController\"" {  } { { "Datapath.vhd" "pcController" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190294 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(26) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(26): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(29) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(29): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(32) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(32): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(35) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(35): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(38) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(38): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(41) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(41): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(44) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(44): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190295 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RR RR:lm_sm " "Elaborating entity \"RR\" for hierarchy \"RR:lm_sm\"" {  } { { "Datapath.vhd" "lm_sm" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190298 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_addr rr_stage.vhd(95) " "VHDL Process Statement warning at rr_stage.vhd(95): inferring latch(es) for signal or variable \"rf_addr\", which holds its previous value in one or more paths through the process" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190299 "|Datapath|RR:lm_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unincremented_mem_addr rr_stage.vhd(95) " "VHDL Process Statement warning at rr_stage.vhd(95): inferring latch(es) for signal or variable \"unincremented_mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190299 "|Datapath|RR:lm_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rstlsm_out rr_stage.vhd(95) " "VHDL Process Statement warning at rr_stage.vhd(95): inferring latch(es) for signal or variable \"rstlsm_out\", which holds its previous value in one or more paths through the process" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190299 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[0\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[0\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[1\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[1\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[2\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[2\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[3\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[3\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[4\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[4\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[5\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[5\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[6\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[6\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rstlsm_out\[7\] rr_stage.vhd(95) " "Inferred latch for \"rstlsm_out\[7\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[0\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[0\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[1\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[1\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[2\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[2\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[3\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[3\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[4\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[4\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[5\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[5\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[6\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[6\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[7\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[7\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[8\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[8\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190300 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[9\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[9\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[10\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[10\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[11\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[11\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[12\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[12\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[13\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[13\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[14\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[14\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unincremented_mem_addr\[15\] rr_stage.vhd(95) " "Inferred latch for \"unincremented_mem_addr\[15\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr\[0\] rr_stage.vhd(95) " "Inferred latch for \"rf_addr\[0\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr\[1\] rr_stage.vhd(95) " "Inferred latch for \"rf_addr\[1\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr\[2\] rr_stage.vhd(95) " "Inferred latch for \"rf_addr\[2\]\" at rr_stage.vhd(95)" {  } { { "rr_stage.vhd" "" { Text "/home/kartik/RISC_Pipelined/rr_stage.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190301 "|Datapath|RR:lm_sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRINDECIDER RRINDECIDER:RRINPUT " "Elaborating entity \"RRINDECIDER\" for hierarchy \"RRINDECIDER:RRINPUT\"" {  } { { "Datapath.vhd" "RRINPUT" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_3bit Mux_2to1_3bit:RFA1_MUX " "Elaborating entity \"Mux_2to1_3bit\" for hierarchy \"Mux_2to1_3bit:RFA1_MUX\"" {  } { { "Datapath.vhd" "RFA1_MUX" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190313 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output 2X1_3MUX.vhd(16) " "VHDL Process Statement warning at 2X1_3MUX.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "2X1_3MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_3MUX.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190313 "|Datapath|Mux_2to1_3bit:RFA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] 2X1_3MUX.vhd(16) " "Inferred latch for \"output\[0\]\" at 2X1_3MUX.vhd(16)" {  } { { "2X1_3MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_3MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190314 "|Datapath|Mux_2to1_3bit:RFA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] 2X1_3MUX.vhd(16) " "Inferred latch for \"output\[1\]\" at 2X1_3MUX.vhd(16)" {  } { { "2X1_3MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_3MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190314 "|Datapath|Mux_2to1_3bit:RFA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] 2X1_3MUX.vhd(16) " "Inferred latch for \"output\[2\]\" at 2X1_3MUX.vhd(16)" {  } { { "2X1_3MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_3MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190314 "|Datapath|Mux_2to1_3bit:RFA1_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdA FwdA:fwderA " "Elaborating entity \"FwdA\" for hierarchy \"FwdA:fwderA\"" {  } { { "Datapath.vhd" "fwderA" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdB FwdB:fwderB " "Elaborating entity \"FwdB\" for hierarchy \"FwdB:fwderB\"" {  } { { "Datapath.vhd" "fwderB" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Executor Executor:exec " "Elaborating entity \"Executor\" for hierarchy \"Executor:exec\"" {  } { { "Datapath.vhd" "exec" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stall_and_throw Stall_and_throw:ST " "Elaborating entity \"Stall_and_throw\" for hierarchy \"Stall_and_throw:ST\"" {  } { { "Datapath.vhd" "ST" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190323 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSNOP Stall_and_throw.vhd(87) " "VHDL Process Statement warning at Stall_and_throw.vhd(87): signal \"LSNOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190323 "|Datapath|Stall_and_throw:ST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_hazards load_hazards:LH " "Elaborating entity \"load_hazards\" for hierarchy \"load_hazards:LH\"" {  } { { "Datapath.vhd" "LH" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190325 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE load_hazards.vhd(38) " "VHDL warning at load_hazards.vhd(38): comparison between unequal length operands always returns FALSE" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 38 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190326 "|Datapath|load_hazards:LH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFCZ RFCZ:rfcz1 " "Elaborating entity \"RFCZ\" for hierarchy \"RFCZ:rfcz1\"" {  } { { "Datapath.vhd" "rfcz1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190327 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(29) " "VHDL Process Statement warning at RF_C_Z.vhd(29): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190327 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(64) " "VHDL Process Statement warning at RF_C_Z.vhd(64): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(70) " "VHDL Process Statement warning at RF_C_Z.vhd(70): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(76) " "VHDL Process Statement warning at RF_C_Z.vhd(76): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(82) " "VHDL Process Statement warning at RF_C_Z.vhd(82): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(88) " "VHDL Process Statement warning at RF_C_Z.vhd(88): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(94) " "VHDL Process Statement warning at RF_C_Z.vhd(94): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(100) " "VHDL Process Statement warning at RF_C_Z.vhd(100): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190328 "|Datapath|RFCZ:rfcz1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loader loader:loader1 " "Elaborating entity \"loader\" for hierarchy \"loader:loader1\"" {  } { { "Datapath.vhd" "loader1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMACCESS MEMACCESS:memaccess1 " "Elaborating entity \"MEMACCESS\" for hierarchy \"MEMACCESS:memaccess1\"" {  } { { "Datapath.vhd" "memaccess1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se\"" {  } { { "Datapath.vhd" "se" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190340 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output signExtender.vhd(19) " "VHDL Process Statement warning at signExtender.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190341 "|Datapath|SignExtender:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Datapath.vhd" "alu1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190341 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode ALU.vhd(165) " "VHDL Process Statement warning at ALU.vhd(165): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complement ALU.vhd(165) " "VHDL Process Statement warning at ALU.vhd(165): signal \"complement\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in ALU.vhd(165) " "VHDL Process Statement warning at ALU.vhd(165): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complement ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"complement\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode ALU.vhd(179) " "VHDL Process Statement warning at ALU.vhd(179): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complement ALU.vhd(179) " "VHDL Process Statement warning at ALU.vhd(179): signal \"complement\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ALU.vhd(159) " "VHDL Process Statement warning at ALU.vhd(159): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 159 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ALU.vhd(159) " "Inferred latch for \"E\" at ALU.vhd(159)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190343 "|Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_16bit Mux_2to1_16bit:EXMEMIN_DATA1_MUX " "Elaborating entity \"Mux_2to1_16bit\" for hierarchy \"Mux_2to1_16bit:EXMEMIN_DATA1_MUX\"" {  } { { "Datapath.vhd" "EXMEMIN_DATA1_MUX" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190345 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output 2X1_16MUX.vhd(16) " "VHDL Process Statement warning at 2X1_16MUX.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190345 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[0\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[1\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[2\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[3\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[4\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[5\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[6\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190346 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[7\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[8\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[9\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[10\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[11\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[12\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[13\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[14\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] 2X1_16MUX.vhd(16) " "Inferred latch for \"output\[15\]\" at 2X1_16MUX.vhd(16)" {  } { { "2X1_16MUX.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_16MUX.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190347 "|Datapath|Mux_2to1_16bit:EXMEMIN_DATA1_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_8bit Mux_2to1_8bit:RREXOUT_LAST8_MUX " "Elaborating entity \"Mux_2to1_8bit\" for hierarchy \"Mux_2to1_8bit:RREXOUT_LAST8_MUX\"" {  } { { "Datapath.vhd" "RREXOUT_LAST8_MUX" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190350 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output 2X1_8BIT.vhd(16) " "VHDL Process Statement warning at 2X1_8BIT.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683728190350 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[0\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190350 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[1\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[2\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[3\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[4\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[5\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[6\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] 2X1_8BIT.vhd(16) " "Inferred latch for \"output\[7\]\" at 2X1_8BIT.vhd(16)" {  } { { "2X1_8BIT.vhd" "" { Text "/home/kartik/RISC_Pipelined/2X1_8BIT.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728190351 "|Datapath|Mux_2to1_8bit:RREXOUT_LAST8_MUX"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683728190975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683728190975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683728191030 "|Datapath|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683728191030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683728191031 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683728191031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683728191031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683728191042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 19:46:31 2023 " "Processing ended: Wed May 10 19:46:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683728191042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683728191042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683728191042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683728191042 ""}
