i un1_u_clkdiv
m 0 0
u 104 200
p {t:u_clkdiv.CLKOUT}{t:pix_clk.I[0]}{t:pix_clk.OUT[0]}{t:Pout_vs_dn[4:0].C}
e ckid0_0 {t:Pout_vs_dn[4:0].C} dffs
c ckid0_1 {t:u_clkdiv.CLKOUT} CLKDIV Unsupported/too complex instance on clock path
i u_tmds_pll.clkout_i
m 0 0
u 4 4
p {t:u_tmds_pll.pll_inst.CLKOUT}{t:u_tmds_pll.clkout_inferred_clock.I[0]}{t:u_tmds_pll.clkout_inferred_clock.OUT[0]}{p:u_tmds_pll.clkout}{t:u_tmds_pll.clkout}{t:DVI_TX_Top_inst.I_serial_clk}{p:DVI_TX_Top_inst.I_serial_clk}{t:DVI_TX_Top_inst.rgb2dvi_inst.I_serial_clk}{p:DVI_TX_Top_inst.rgb2dvi_inst.I_serial_clk}{t:DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.FCLK}
e ckid0_2 {t:DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.FCLK} OSER10
c ckid0_2 {t:u_tmds_pll.pll_inst.CLKOUT} PLL Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET0
m 0 0
u 1970 2084
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{p:ENCRYPTED}{t:ENCRYPTED}
e ckid0_3 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_3 {t:ENCRYPTED} CLKDIV Unsupported/too complex instance on clock path
i I_clk
m 0 0
u 42 129
p {p:I_clk}{t:run_cnt[25:0].C}
e ckid0_4 {t:run_cnt[25:0].C} dffr
c ckid0_4 {p:I_clk} port Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET1
m 0 0
u 60 60
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{p:ENCRYPTED}{t:ENCRYPTED}{p:ENCRYPTED}{t:ENCRYPTED}{p:ENCRYPTED}{t:ENCRYPTED}
e ckid0_5 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_5 {t:ENCRYPTED} DHCEN Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET2
m 0 0
u 8 8
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}
e ckid0_6 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_6 {t:ENCRYPTED} DQS Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET3
m 0 0
u 9 9
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}
e ckid0_7 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_7 {t:ENCRYPTED} DQS Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET4
m 0 0
u 1 1
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}
e ckid0_8 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_8 {t:ENCRYPTED} DQS Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET5
m 0 0
u 8 8
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}
e ckid0_9 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_9 {t:ENCRYPTED} DQS Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET6
m 0 0
u 9 9
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}
e ckid0_10 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_10 {t:ENCRYPTED} DQS Unsupported/too complex instance on clock path
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET7
m 0 0
u 1 1
p {t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}{t:ENCRYPTED}
e ckid0_11 {t:ENCRYPTED} <ENCRYPTED>
c ckid0_11 {t:ENCRYPTED} DQS Unsupported/too complex instance on clock path
i cmos_pclk
m 0 0
u 60 104
p {p:cmos_pclk}{t:cmos_vsync_d0.C}
e ckid0_12 {t:cmos_vsync_d0.C} dff
c ckid0_12 {p:cmos_pclk} port Unsupported/too complex instance on clock path
i reg_config_inst1.clock_20k_i
m 0 0
u 11 44
n ckid0_13 {t:reg_config_inst1.u1.reg_sdat.C} Derived clock on input (not legal for GCC)
p {t:reg_config_inst1.clock_20k.Q[0]}{t:reg_config_inst1.clock_20k_derived_clock.I[0]}{t:reg_config_inst1.clock_20k_derived_clock.OUT[0]}{t:reg_config_inst1.config_step[1].C}
e ckid0_14 {t:reg_config_inst1.config_step[1].C} dffre
d ckid0_15 {t:reg_config_inst1.clock_20k.Q[0]} dffre Potential generated clock but with a nonconvertable driver or an unknown conversion method
i I_clk_27M
m 0 0
u 4 29
p {p:I_clk_27M}{t:reg_config_inst1.clk_25M}{p:reg_config_inst1.clk_25M}{t:reg_config_inst1.clock_20k_cnt[10:0].C}
e ckid0_16 {t:reg_config_inst1.clock_20k_cnt[10:0].C} dffr
c ckid0_16 {p:I_clk_27M} port Unsupported/too complex instance on clock path
i u_tmds_pll.lock
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET151
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET152
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET168
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET169
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET170
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET171
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET172
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET173
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET174
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET175
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET183
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET184
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET185
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET186
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET187
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET188
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET189
m 0 0
u 0 0
i DDR3_Memory_Interface_Top_inst.gw3mc_top.ENCNET190
m 0 0
u 0 0
l 0 0 0 0 0
r 0 0 0 0 0 0 0 0
