
Selected circuits
===================
 - **Circuit**: 9-bit signed adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add9se_07Y | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add9se_07Y.v)]  [[C](add9se_07Y.c)] |
| add9se_0CG | 0.098 | 0.20 | 50.00 | 1.27 | 0.5 |  [[Verilog](add9se_0CG.v)]  [[C](add9se_0CG.c)] |
| add9se_077 | 0.29 | 0.59 | 87.50 | 3.42 | 3.0 |  [[Verilog](add9se_077.v)]  [[C](add9se_077.c)] |
| add9se_0A8 | 0.43 | 0.98 | 87.50 | 5.17 | 7.5 |  [[Verilog](add9se_0A8.v)]  [[C](add9se_0A8.c)] |
| add9se_0C1 | 0.72 | 1.95 | 92.19 | 7.73 | 20 |  [[Verilog](add9se_0C1.v)]  [[C](add9se_0C1.c)] |
| add9se_07J | 1.46 | 3.12 | 98.83 | 16.69 | 68 |  [[Verilog](add9se_07J.v)]  [[C](add9se_07J.c)] |
| add9se_056 | 3.05 | 7.03 | 99.12 | 34.40 | 300 |  [[Verilog](add9se_056.v)]  [[C](add9se_056.c)] |
| add9se_07G | 6.13 | 12.50 | 99.92 | 71.05 | 1160 |  [[Verilog](add9se_07G.v)]  [[C](add9se_07G.c)] |
| add9se_0BB | 12.32 | 26.17 | 99.92 | 142.15 | 4705 |  [[Verilog](add9se_0BB.v)]  [[C](add9se_0BB.c)] |
| add9se_0DV | 14.37 | 49.61 | 99.53 | 69.54 | 8574 |  [[Verilog](add9se_0DV.v)]  [[C](add9se_0DV.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             