Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Oct 27 20:01:57 2020
| Host         : ASTZLSA90E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              37 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+-------------------------------+------------------+----------------+
|  my_divclk/CLK |                                        |                               |                2 |              2 |
|  clk_IBUF_BUFG | my_cumsum/FSM_onehot_status[3]_i_1_n_0 | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG | my_fib/count[4]_i_1__0_n_0             | rst_IBUF                      |                1 |              5 |
|  clk_IBUF_BUFG | my_cumsum/count                        | rst_IBUF                      |                1 |              5 |
|  clk_IBUF_BUFG | my_fib/write_addr                      |                               |                3 |              6 |
|  clk_IBUF_BUFG | my_fib/read_addr                       |                               |                5 |             10 |
|  clk_IBUF_BUFG | my_fib/write_addr                      | my_fib/write_data[17]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG | my_cumsum/write_addr[1]_i_1_n_0        |                               |                7 |             21 |
|  clk_IBUF_BUFG |                                        |                               |                6 |             22 |
| ~clk_IBUF_BUFG | my_cumsum/reg_inst1/p_0_in__0          |                               |                6 |             48 |
| ~clk_IBUF_BUFG | my_fib/reg_inst1/p_0_in                |                               |                6 |             48 |
+----------------+----------------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 6      |                     1 |
| 10     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


