#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb8d2c1a520 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fb8d2c37720_0 .var "clk", 0 0;
v0x7fb8d2c378b0_0 .var "reset", 0 0;
S_0x7fb8d2c1b5c0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fb8d2c1a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
v0x7fb8d2c36e10_0 .net "CPUaddr", 15 0, L_0x7fb8d2c3bc20;  1 drivers
v0x7fb8d2c36f00_0 .net "CPUbe", 0 0, L_0x7fb8d2c3b0b0;  1 drivers
v0x7fb8d2c37010_0 .net "CPUread", 15 0, L_0x7fb8d2c38ba0;  1 drivers
v0x7fb8d2c370a0_0 .net "CPUwe", 0 0, L_0x7fb8d2c3bb30;  1 drivers
v0x7fb8d2c37130_0 .net "CPUwrite", 15 0, L_0x7fb8d2c3ba80;  1 drivers
v0x7fb8d2c37240_0 .net "RAMaddr", 15 0, L_0x7fb8d2c38a80;  1 drivers
v0x7fb8d2c37310_0 .net "RAMbe", 1 0, L_0x7fb8d2c38d00;  1 drivers
v0x7fb8d2c373e0_0 .net "RAMread", 15 0, L_0x7fb8d2c3bcd0;  1 drivers
v0x7fb8d2c374b0_0 .net "RAMwe", 0 0, L_0x7fb8d2c38c90;  1 drivers
v0x7fb8d2c375c0_0 .net "RAMwrite", 15 0, L_0x7fb8d2c38b30;  1 drivers
v0x7fb8d2c37690_0 .net "clock_50_b7a", 0 0, v0x7fb8d2c37720_0;  1 drivers
S_0x7fb8d2c03aa0 .scope module, "cpu" "cpu" 3 29, 4 2 0, S_0x7fb8d2c1b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 16 "RAMaddr"
    .port_info 5 /OUTPUT 1 "be"
    .port_info 6 /INPUT 1 "clk"
L_0x7fb8d2c3b5d0 .functor NOT 1, L_0x7fb8d2c3b640, C4<0>, C4<0>, C4<0>;
L_0x7fb8d2c3b6e0 .functor OR 1, v0x7fb8d2c34a00_0, L_0x7fb8d2c3ad30, C4<0>, C4<0>;
L_0x7fb8d2c3b790 .functor AND 1, L_0x7fb8d2c3b5d0, L_0x7fb8d2c3b6e0, C4<1>, C4<1>;
L_0x7fb8d2c3b8e0 .functor BUFZ 16, v0x7fb8d2c2daa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb8d2c3b9d0 .functor BUFZ 16, v0x7fb8d2c2daa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb8d2c3ba80 .functor BUFZ 16, v0x7fb8d2c2d590_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb8d2c3bb30 .functor BUFZ 1, L_0x7fb8d2c3b1b0, C4<0>, C4<0>, C4<0>;
L_0x7fb8d2c3bc20 .functor BUFZ 16, v0x7fb8d2c2cf30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb8d2c32ef0_0 .net "ALUfunc", 2 0, L_0x7fb8d2c3a660;  1 drivers
v0x7fb8d2c32fe0_0 .net "ALUout", 15 0, v0x7fb8d2c2daa0_0;  1 drivers
v0x7fb8d2c33070_0 .net "IRimm", 15 0, v0x7fb8d2c2f600_0;  1 drivers
v0x7fb8d2c33100_0 .net "IRout", 15 0, v0x7fb8d2c2c8b0_0;  1 drivers
v0x7fb8d2c331d0_0 .net "MARin", 15 0, L_0x7fb8d2c3b9d0;  1 drivers
v0x7fb8d2c332a0_0 .net "MARout", 15 0, v0x7fb8d2c2cf30_0;  1 drivers
v0x7fb8d2c33330_0 .var "MDRin", 15 0;
v0x7fb8d2c333e0_0 .net "MDRout", 15 0, v0x7fb8d2c2d590_0;  1 drivers
v0x7fb8d2c33490_0 .net "RAMaddr", 15 0, L_0x7fb8d2c3bc20;  alias, 1 drivers
v0x7fb8d2c335a0_0 .net "RAMin", 15 0, L_0x7fb8d2c3ba80;  alias, 1 drivers
v0x7fb8d2c33650_0 .net "RAMout", 15 0, L_0x7fb8d2c38ba0;  alias, 1 drivers
v0x7fb8d2c33710_0 .net *"_s2", 0 0, L_0x7fb8d2c3b640;  1 drivers
v0x7fb8d2c337a0_0 .net "be", 0 0, L_0x7fb8d2c3b0b0;  alias, 1 drivers
v0x7fb8d2c33870_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c33900_0 .net "cond", 2 0, v0x7fb8d2c30cb0_0;  1 drivers
v0x7fb8d2c33990_0 .net "cond_chk", 0 0, L_0x7fb8d2c3a500;  1 drivers
v0x7fb8d2c33a20_0 .net "incr_pc", 0 0, L_0x7fb8d2c3ad30;  1 drivers
v0x7fb8d2c33bd0_0 .net "incr_pc_out", 0 0, L_0x7fb8d2c3b790;  1 drivers
v0x7fb8d2c33c60_0 .net "incr_pc_temp", 0 0, L_0x7fb8d2c3b6e0;  1 drivers
v0x7fb8d2c33cf0_0 .net "ir_load", 0 0, L_0x7fb8d2c3ab20;  1 drivers
v0x7fb8d2c33d80_0 .net "loadneg", 0 0, L_0x7fb8d2c3b5d0;  1 drivers
v0x7fb8d2c33e10_0 .net "mar_load", 0 0, L_0x7fb8d2c3aa70;  1 drivers
v0x7fb8d2c33ee0_0 .net "mdr_load", 0 0, L_0x7fb8d2c3ada0;  1 drivers
v0x7fb8d2c33fb0_0 .net "mdrs", 1 0, L_0x7fb8d2c39f00;  1 drivers
v0x7fb8d2c34040_0 .var "op0", 15 0;
v0x7fb8d2c340d0_0 .net "op0s", 1 0, L_0x7fb8d2c3a210;  1 drivers
v0x7fb8d2c34160_0 .var "op1", 15 0;
v0x7fb8d2c341f0_0 .net "op1s", 1 0, L_0x7fb8d2c3a3b0;  1 drivers
v0x7fb8d2c342a0_0 .net "ram_load", 0 0, L_0x7fb8d2c3b1b0;  1 drivers
v0x7fb8d2c34350_0 .net "reg_load", 0 0, L_0x7fb8d2c3a2b0;  1 drivers
v0x7fb8d2c34420_0 .net "regr0", 15 0, v0x7fb8d2c32850_0;  1 drivers
v0x7fb8d2c344b0_0 .net "regr0s", 2 0, v0x7fb8d2c2fad0_0;  1 drivers
v0x7fb8d2c34580_0 .net "regr1", 15 0, v0x7fb8d2c32970_0;  1 drivers
v0x7fb8d2c33ab0_0 .net "regr1s", 2 0, v0x7fb8d2c2fb80_0;  1 drivers
v0x7fb8d2c34810_0 .net "regw", 15 0, L_0x7fb8d2c3b8e0;  1 drivers
v0x7fb8d2c348a0_0 .net "regws", 2 0, v0x7fb8d2c2fc30_0;  1 drivers
o0x108be50c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb8d2c34970_0 .net "reset", 0 0, o0x108be50c8;  0 drivers
v0x7fb8d2c34a00_0 .var "skip", 0 0;
v0x7fb8d2c34a90_0 .net "state", 3 0, v0x7fb8d2c31750_0;  1 drivers
v0x7fb8d2c34b20_0 .net "we", 0 0, L_0x7fb8d2c3bb30;  alias, 1 drivers
E_0x7fb8d2c1ac80/0 .event edge, v0x7fb8d2c2f750_0, v0x7fb8d2c2f600_0, v0x7fb8d2c2c750_0, v0x7fb8d2c2daa0_0;
E_0x7fb8d2c1ac80/1 .event edge, v0x7fb8d2c2f920_0, v0x7fb8d2c32850_0, v0x7fb8d2c32970_0, v0x7fb8d2c2d590_0;
E_0x7fb8d2c1ac80/2 .event edge, v0x7fb8d2c2f9b0_0, v0x7fb8d2c2f3f0_0, v0x7fb8d2c30cb0_0;
E_0x7fb8d2c1ac80 .event/or E_0x7fb8d2c1ac80/0, E_0x7fb8d2c1ac80/1, E_0x7fb8d2c1ac80/2;
L_0x7fb8d2c3b640 .part v0x7fb8d2c31750_0, 0, 1;
S_0x7fb8d2c00aa0 .scope module, "IR" "register" 4 72, 5 1 0, S_0x7fb8d2c03aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb8d2c07300_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c2c750_0 .net "in", 15 0, L_0x7fb8d2c38ba0;  alias, 1 drivers
v0x7fb8d2c2c800_0 .net "load", 0 0, L_0x7fb8d2c3ab20;  alias, 1 drivers
v0x7fb8d2c2c8b0_0 .var "out", 15 0;
v0x7fb8d2c2c960_0 .net "reset", 0 0, o0x108be50c8;  alias, 0 drivers
E_0x7fb8d2c1aad0 .event negedge, v0x7fb8d2c07300_0;
S_0x7fb8d2c2cac0 .scope module, "MAR" "register_posedge" 4 64, 6 1 0, S_0x7fb8d2c03aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb8d2c2cd20_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c2cde0_0 .net "in", 15 0, L_0x7fb8d2c3b9d0;  alias, 1 drivers
v0x7fb8d2c2ce80_0 .net "load", 0 0, L_0x7fb8d2c3aa70;  alias, 1 drivers
v0x7fb8d2c2cf30_0 .var "out", 15 0;
v0x7fb8d2c2cfe0_0 .net "reset", 0 0, o0x108be50c8;  alias, 0 drivers
E_0x7fb8d2c2ccf0 .event posedge, v0x7fb8d2c07300_0;
S_0x7fb8d2c2d120 .scope module, "MDR" "register_posedge" 4 56, 6 1 0, S_0x7fb8d2c03aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb8d2c2d370_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c2d440_0 .net "in", 15 0, v0x7fb8d2c33330_0;  1 drivers
v0x7fb8d2c2d4e0_0 .net "load", 0 0, L_0x7fb8d2c3ada0;  alias, 1 drivers
v0x7fb8d2c2d590_0 .var "out", 15 0;
v0x7fb8d2c2d630_0 .net "reset", 0 0, o0x108be50c8;  alias, 0 drivers
S_0x7fb8d2c2d7a0 .scope module, "alu" "alu" 4 109, 7 1 0, S_0x7fb8d2c03aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fb8d2c2d9e0_0 .net "f", 2 0, L_0x7fb8d2c3a660;  alias, 1 drivers
v0x7fb8d2c2daa0_0 .var "out", 15 0;
v0x7fb8d2c2db50_0 .net "x", 15 0, v0x7fb8d2c34040_0;  1 drivers
v0x7fb8d2c2dc10_0 .net "y", 15 0, v0x7fb8d2c34160_0;  1 drivers
E_0x7fb8d2c1af70 .event edge, v0x7fb8d2c2d9e0_0, v0x7fb8d2c2db50_0, v0x7fb8d2c2dc10_0;
S_0x7fb8d2c2dd20 .scope module, "decoder" "decoder" 4 26, 8 4 0, S_0x7fb8d2c03aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 3 "REGR0S"
    .port_info 9 /OUTPUT 3 "REGR1S"
    .port_info 10 /OUTPUT 3 "REGWS"
    .port_info 11 /OUTPUT 2 "OP0S"
    .port_info 12 /OUTPUT 2 "OP1S"
    .port_info 13 /OUTPUT 16 "IRimm"
    .port_info 14 /OUTPUT 2 "MDRS"
    .port_info 15 /OUTPUT 3 "ALUfunc"
    .port_info 16 /OUTPUT 1 "COND_CHK"
    .port_info 17 /OUTPUT 3 "cond"
    .port_info 18 /OUTPUT 4 "state"
    .port_info 19 /INPUT 1 "reset"
    .port_info 20 /INPUT 1 "clk"
P_0x7fb8d3003000 .param/l "ARG0" 0 8 49, +C4<00000000000000000000000000001000>;
P_0x7fb8d3003040 .param/l "ARG1" 0 8 49, +C4<00000000000000000000000000001001>;
P_0x7fb8d3003080 .param/l "DECODE" 0 8 48, C4<0011>;
P_0x7fb8d30030c0 .param/l "DECODEM" 0 8 48, C4<0100>;
P_0x7fb8d3003100 .param/l "EXEC" 0 8 48, C4<0111>;
P_0x7fb8d3003140 .param/l "EXECM" 0 8 48, C4<1000>;
P_0x7fb8d3003180 .param/l "FETCH" 0 8 48, C4<0001>;
P_0x7fb8d30031c0 .param/l "FETCHM" 0 8 48, C4<0010>;
P_0x7fb8d3003200 .param/l "IMM10" 0 8 50, +C4<00000000000000000000000000000001>;
P_0x7fb8d3003240 .param/l "IMM13" 0 8 50, +C4<00000000000000000000000000000010>;
P_0x7fb8d3003280 .param/l "IMM7" 0 8 50, +C4<00000000000000000000000000000000>;
P_0x7fb8d30032c0 .param/l "IMM7U" 0 8 50, +C4<00000000000000000000000000000100>;
P_0x7fb8d3003300 .param/l "IMMIR" 0 8 50, +C4<00000000000000000000000000000011>;
P_0x7fb8d3003340 .param/l "READ" 0 8 48, C4<0101>;
P_0x7fb8d3003380 .param/l "READM" 0 8 48, C4<0110>;
P_0x7fb8d30033c0 .param/l "TGT" 0 8 49, +C4<00000000000000000000000000001010>;
P_0x7fb8d3003400 .param/l "TGT2" 0 8 49, +C4<00000000000000000000000000001011>;
L_0x7fb8d2c3a5a0 .functor NOT 1, L_0x7fb8d2c3a870, C4<0>, C4<0>, C4<0>;
L_0x7fb8d2c3aa70 .functor AND 1, L_0x7fb8d2c3a450, L_0x7fb8d2c3a7a0, C4<1>, C4<1>;
L_0x7fb8d2c3ab20 .functor AND 1, L_0x7fb8d2c3a5a0, L_0x7fb8d2c3abd0, C4<1>, C4<1>;
L_0x7fb8d2c3ada0 .functor AND 1, L_0x7fb8d2c3a450, L_0x7fb8d2c3a990, C4<1>, C4<1>;
L_0x7fb8d2c3a2b0 .functor AND 1, L_0x7fb8d2c3a5a0, L_0x7fb8d2c3b010, C4<1>, C4<1>;
L_0x7fb8d2c3b1b0 .functor AND 1, L_0x7fb8d2c3a5a0, L_0x7fb8d2c3b220, C4<1>, C4<1>;
L_0x7fb8d2c3ad30 .functor AND 1, L_0x7fb8d2c3a5a0, L_0x7fb8d2c3b340, C4<1>, C4<1>;
L_0x7fb8d2c3b0b0 .functor AND 1, L_0x7fb8d2c3a5a0, L_0x7fb8d2c3b530, C4<1>, C4<1>;
v0x7fb8d2c2f2b0_0 .net "ALUfunc", 2 0, L_0x7fb8d2c3a660;  alias, 1 drivers
v0x7fb8d2c2f360_0 .net "BE", 0 0, L_0x7fb8d2c3b0b0;  alias, 1 drivers
v0x7fb8d2c2f3f0_0 .net "COND_CHK", 0 0, L_0x7fb8d2c3a500;  alias, 1 drivers
v0x7fb8d2c2f4a0_0 .net "INCR_PC", 0 0, L_0x7fb8d2c3ad30;  alias, 1 drivers
v0x7fb8d2c2f530_0 .net "IR_LOAD", 0 0, L_0x7fb8d2c3ab20;  alias, 1 drivers
v0x7fb8d2c2f600_0 .var "IRimm", 15 0;
v0x7fb8d2c2f6a0_0 .net "MAR_LOAD", 0 0, L_0x7fb8d2c3aa70;  alias, 1 drivers
v0x7fb8d2c2f750_0 .net "MDRS", 1 0, L_0x7fb8d2c39f00;  alias, 1 drivers
v0x7fb8d2c2f7f0_0 .net "MDR_LOAD", 0 0, L_0x7fb8d2c3ada0;  alias, 1 drivers
v0x7fb8d2c2f920_0 .net "OP0S", 1 0, L_0x7fb8d2c3a210;  alias, 1 drivers
v0x7fb8d2c2f9b0_0 .net "OP1S", 1 0, L_0x7fb8d2c3a3b0;  alias, 1 drivers
v0x7fb8d2c2fa40_0 .net "RAM_LOAD", 0 0, L_0x7fb8d2c3b1b0;  alias, 1 drivers
v0x7fb8d2c2fad0_0 .var "REGR0S", 2 0;
v0x7fb8d2c2fb80_0 .var "REGR1S", 2 0;
v0x7fb8d2c2fc30_0 .var "REGWS", 2 0;
v0x7fb8d2c2fce0_0 .net "REG_LOAD", 0 0, L_0x7fb8d2c3a2b0;  alias, 1 drivers
v0x7fb8d2c2fd80_0 .var "ROMaddr", 7 0;
v0x7fb8d2c2ff40_0 .net "ROMread", 39 0, L_0x7fb8d2c39130;  1 drivers
v0x7fb8d2c2ffd0_0 .net *"_s0", 2 0, L_0x7fb8d2c38d70;  1 drivers
v0x7fb8d2c30060_0 .net *"_s13", 6 0, L_0x7fb8d2c39480;  1 drivers
L_0x108c170e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb8d2c300f0_0 .net *"_s17", 0 0, L_0x108c170e0;  1 drivers
L_0x108c17050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb8d2c30180_0 .net *"_s3", 0 0, L_0x108c17050;  1 drivers
v0x7fb8d2c30220_0 .net *"_s39", 2 0, L_0x7fb8d2c3a030;  1 drivers
L_0x108c17128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb8d2c302d0_0 .net *"_s43", 0 0, L_0x108c17128;  1 drivers
v0x7fb8d2c30380_0 .net *"_s60", 0 0, L_0x7fb8d2c3a870;  1 drivers
v0x7fb8d2c30430_0 .net *"_s63", 0 0, L_0x7fb8d2c3a7a0;  1 drivers
v0x7fb8d2c304e0_0 .net *"_s66", 0 0, L_0x7fb8d2c3abd0;  1 drivers
v0x7fb8d2c30590_0 .net *"_s69", 0 0, L_0x7fb8d2c3a990;  1 drivers
v0x7fb8d2c30640_0 .net *"_s72", 0 0, L_0x7fb8d2c3b010;  1 drivers
v0x7fb8d2c306f0_0 .net *"_s75", 0 0, L_0x7fb8d2c3b220;  1 drivers
v0x7fb8d2c307a0_0 .net *"_s78", 0 0, L_0x7fb8d2c3b340;  1 drivers
v0x7fb8d2c30850_0 .net *"_s81", 0 0, L_0x7fb8d2c3b530;  1 drivers
v0x7fb8d2c30900_0 .net "arg0", 2 0, L_0x7fb8d2c39930;  1 drivers
v0x7fb8d2c2fe30_0 .net "arg1", 2 0, L_0x7fb8d2c399d0;  1 drivers
v0x7fb8d2c30b90_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c30c20_0 .net "codetype", 0 0, L_0x7fb8d2c39220;  1 drivers
v0x7fb8d2c30cb0_0 .var "cond", 2 0;
v0x7fb8d2c30d40_0 .net "condtype", 1 0, L_0x7fb8d2c3a170;  1 drivers
v0x7fb8d2c30df0_0 .net "imm10", 9 0, L_0x7fb8d2c39680;  1 drivers
v0x7fb8d2c30ea0_0 .net "imm13", 12 0, L_0x7fb8d2c39720;  1 drivers
v0x7fb8d2c30f50_0 .net "imm7", 7 0, L_0x7fb8d2c39520;  1 drivers
v0x7fb8d2c31000_0 .var "immir", 15 0;
v0x7fb8d2c310b0_0 .net "imms", 3 0, L_0x7fb8d2c3a0d0;  1 drivers
v0x7fb8d2c31160_0 .net "instr", 15 0, v0x7fb8d2c2c8b0_0;  alias, 1 drivers
v0x7fb8d2c31220_0 .net "loadneg", 0 0, L_0x7fb8d2c3a5a0;  1 drivers
v0x7fb8d2c312b0_0 .net "loadpos", 0 0, L_0x7fb8d2c3a450;  1 drivers
v0x7fb8d2c31350_0 .net "next_state", 3 0, L_0x7fb8d2c38e10;  1 drivers
v0x7fb8d2c31400_0 .var "opcode", 5 0;
v0x7fb8d2c314b0_0 .net "opcodelong", 5 0, L_0x7fb8d2c392c0;  1 drivers
v0x7fb8d2c31560_0 .net "opcodeshort", 1 0, L_0x7fb8d2c393e0;  1 drivers
v0x7fb8d2c31610_0 .net "reset", 0 0, o0x108be50c8;  alias, 0 drivers
v0x7fb8d2c316a0_0 .net "skipstate", 1 0, L_0x7fb8d2c3a700;  1 drivers
v0x7fb8d2c31750_0 .var "state", 3 0;
v0x7fb8d2c31800_0 .net "tgt", 2 0, L_0x7fb8d2c39a70;  1 drivers
v0x7fb8d2c318b0_0 .net "tgt2", 1 0, L_0x7fb8d2c39b10;  1 drivers
v0x7fb8d2c31960_0 .net "xregr0s", 3 0, L_0x7fb8d2c39c20;  1 drivers
v0x7fb8d2c31a10_0 .net "xregr1s", 3 0, L_0x7fb8d2c39cc0;  1 drivers
v0x7fb8d2c31ac0_0 .net "xregws", 3 0, L_0x7fb8d2c39e60;  1 drivers
E_0x7fb8d2c2e800/0 .event edge, v0x7fb8d2c30c20_0, v0x7fb8d2c31560_0, v0x7fb8d2c314b0_0, v0x7fb8d2c31750_0;
E_0x7fb8d2c2e800/1 .event edge, v0x7fb8d2c31400_0, v0x7fb8d2c31960_0, v0x7fb8d2c30900_0, v0x7fb8d2c2fe30_0;
E_0x7fb8d2c2e800/2 .event edge, v0x7fb8d2c31800_0, v0x7fb8d2c318b0_0, v0x7fb8d2c31a10_0, v0x7fb8d2c31ac0_0;
E_0x7fb8d2c2e800/3 .event edge, v0x7fb8d2c310b0_0, v0x7fb8d2c30f50_0, v0x7fb8d2c30df0_0, v0x7fb8d2c30ea0_0;
E_0x7fb8d2c2e800/4 .event edge, v0x7fb8d2c31000_0, v0x7fb8d2c30d40_0;
E_0x7fb8d2c2e800 .event/or E_0x7fb8d2c2e800/0, E_0x7fb8d2c2e800/1, E_0x7fb8d2c2e800/2, E_0x7fb8d2c2e800/3, E_0x7fb8d2c2e800/4;
L_0x7fb8d2c38d70 .concat [ 2 1 0 0], L_0x7fb8d2c3a700, L_0x108c17050;
L_0x7fb8d2c38e10 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fb8d2c31750_0, L_0x7fb8d2c38d70 (v0x7fb8d2c2ebd0_0, v0x7fb8d2c2eb30_0) v0x7fb8d2c2ea70_0 S_0x7fb8d2c2e8c0;
L_0x7fb8d2c39220 .part v0x7fb8d2c2c8b0_0, 15, 1;
L_0x7fb8d2c392c0 .part v0x7fb8d2c2c8b0_0, 9, 6;
L_0x7fb8d2c393e0 .part v0x7fb8d2c2c8b0_0, 13, 2;
L_0x7fb8d2c39480 .part v0x7fb8d2c2c8b0_0, 2, 7;
L_0x7fb8d2c39520 .concat [ 7 1 0 0], L_0x7fb8d2c39480, L_0x108c170e0;
L_0x7fb8d2c39680 .part v0x7fb8d2c2c8b0_0, 3, 10;
L_0x7fb8d2c39720 .part v0x7fb8d2c2c8b0_0, 0, 13;
L_0x7fb8d2c39930 .part v0x7fb8d2c2c8b0_0, 6, 3;
L_0x7fb8d2c399d0 .part v0x7fb8d2c2c8b0_0, 3, 3;
L_0x7fb8d2c39a70 .part v0x7fb8d2c2c8b0_0, 0, 3;
L_0x7fb8d2c39b10 .part v0x7fb8d2c2c8b0_0, 0, 2;
L_0x7fb8d2c39c20 .part L_0x7fb8d2c39130, 28, 4;
L_0x7fb8d2c39cc0 .part L_0x7fb8d2c39130, 24, 4;
L_0x7fb8d2c39e60 .part L_0x7fb8d2c39130, 20, 4;
L_0x7fb8d2c39f00 .part L_0x7fb8d2c39130, 18, 2;
L_0x7fb8d2c3a030 .part L_0x7fb8d2c39130, 15, 3;
L_0x7fb8d2c3a0d0 .concat [ 3 1 0 0], L_0x7fb8d2c3a030, L_0x108c17128;
L_0x7fb8d2c3a210 .part L_0x7fb8d2c39130, 13, 2;
L_0x7fb8d2c3a3b0 .part L_0x7fb8d2c39130, 11, 2;
L_0x7fb8d2c3a170 .part L_0x7fb8d2c39130, 9, 2;
L_0x7fb8d2c3a500 .part L_0x7fb8d2c39130, 8, 1;
L_0x7fb8d2c3a660 .part L_0x7fb8d2c39130, 5, 3;
L_0x7fb8d2c3a700 .part L_0x7fb8d2c39130, 3, 2;
L_0x7fb8d2c3a450 .part v0x7fb8d2c31750_0, 0, 1;
L_0x7fb8d2c3a870 .part v0x7fb8d2c31750_0, 0, 1;
L_0x7fb8d2c3a7a0 .part L_0x7fb8d2c39130, 39, 1;
L_0x7fb8d2c3abd0 .part L_0x7fb8d2c39130, 38, 1;
L_0x7fb8d2c3a990 .part L_0x7fb8d2c39130, 37, 1;
L_0x7fb8d2c3b010 .part L_0x7fb8d2c39130, 36, 1;
L_0x7fb8d2c3b220 .part L_0x7fb8d2c39130, 35, 1;
L_0x7fb8d2c3b340 .part L_0x7fb8d2c39130, 34, 1;
L_0x7fb8d2c3b530 .part L_0x7fb8d2c39130, 32, 1;
S_0x7fb8d2c2e8c0 .scope function, "fsm_function" "fsm_function" 8 58, 8 58 0, S_0x7fb8d2c2dd20;
 .timescale 0 0;
v0x7fb8d2c2ea70_0 .var "fsm_function", 3 0;
v0x7fb8d2c2eb30_0 .var "skipstate", 2 0;
v0x7fb8d2c2ebd0_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fb8d2c2ebd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fb8d2c2eb30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fb8d2c2eb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fb8d2c2eb30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb8d2c2ea70_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fb8d2c2ec60 .scope module, "micro" "rom" 8 88, 9 7 0, S_0x7fb8d2c2dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7fb8d2c39130 .functor BUFZ 40, L_0x7fb8d2c38f30, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7fb8d2c2ee10_0 .net *"_s0", 39 0, L_0x7fb8d2c38f30;  1 drivers
v0x7fb8d2c2eed0_0 .net *"_s2", 8 0, L_0x7fb8d2c38fd0;  1 drivers
L_0x108c17098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb8d2c2ef80_0 .net *"_s5", 0 0, L_0x108c17098;  1 drivers
v0x7fb8d2c2f040_0 .net "address", 7 0, v0x7fb8d2c2fd80_0;  1 drivers
v0x7fb8d2c2f0f0_0 .net "data", 39 0, L_0x7fb8d2c39130;  alias, 1 drivers
v0x7fb8d2c2f1e0 .array "mem", 191 0, 39 0;
L_0x7fb8d2c38f30 .array/port v0x7fb8d2c2f1e0, L_0x7fb8d2c38fd0;
L_0x7fb8d2c38fd0 .concat [ 8 1 0 0], v0x7fb8d2c2fd80_0, L_0x108c17098;
S_0x7fb8d2c31d70 .scope module, "regfile" "regfile2" 4 91, 10 4 0, S_0x7fb8d2c03aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "he"
    .port_info 8 /INPUT 1 "incr_pc"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "clk"
v0x7fb8d2c32120_0 .var "R1", 15 0;
v0x7fb8d2c321e0_0 .var "R2", 15 0;
v0x7fb8d2c2e560_0 .var "R3", 15 0;
v0x7fb8d2c322a0_0 .var "R4", 15 0;
v0x7fb8d2c32350_0 .var "R5", 15 0;
v0x7fb8d2c32440_0 .var "R6", 15 0;
v0x7fb8d2c324f0_0 .var "R7", 15 0;
v0x7fb8d2c325a0_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c326b0_0 .net "he", 0 0, L_0x7fb8d2c3b0b0;  alias, 1 drivers
v0x7fb8d2c327c0_0 .net "incr_pc", 0 0, L_0x7fb8d2c3b790;  alias, 1 drivers
v0x7fb8d2c32850_0 .var "regr0", 15 0;
v0x7fb8d2c328e0_0 .net "regr0s", 2 0, v0x7fb8d2c2fad0_0;  alias, 1 drivers
v0x7fb8d2c32970_0 .var "regr1", 15 0;
v0x7fb8d2c32a00_0 .net "regr1s", 2 0, v0x7fb8d2c2fb80_0;  alias, 1 drivers
v0x7fb8d2c32ab0_0 .net "regw", 15 0, L_0x7fb8d2c3b8e0;  alias, 1 drivers
v0x7fb8d2c32b40_0 .net "regws", 2 0, v0x7fb8d2c2fc30_0;  alias, 1 drivers
v0x7fb8d2c32c00_0 .net "reset", 0 0, o0x108be50c8;  alias, 0 drivers
v0x7fb8d2c32d90_0 .net "we", 0 0, L_0x7fb8d2c3a2b0;  alias, 1 drivers
E_0x7fb8d2c32090/0 .event edge, v0x7fb8d2c2fad0_0, v0x7fb8d2c32120_0, v0x7fb8d2c321e0_0, v0x7fb8d2c2e560_0;
E_0x7fb8d2c32090/1 .event edge, v0x7fb8d2c322a0_0, v0x7fb8d2c32350_0, v0x7fb8d2c32440_0, v0x7fb8d2c324f0_0;
E_0x7fb8d2c32090/2 .event edge, v0x7fb8d2c2fb80_0;
E_0x7fb8d2c32090 .event/or E_0x7fb8d2c32090/0, E_0x7fb8d2c32090/1, E_0x7fb8d2c32090/2;
S_0x7fb8d2c34c50 .scope module, "mem_io" "memory_io" 3 14, 11 3 0, S_0x7fb8d2c1b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "CPUwrite"
    .port_info 1 /OUTPUT 16 "CPUread"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "CPUbe"
    .port_info 4 /INPUT 1 "CPUwe"
    .port_info 5 /OUTPUT 16 "RAMwrite"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMaddr"
    .port_info 8 /OUTPUT 2 "RAMbe"
    .port_info 9 /OUTPUT 1 "RAMwe"
L_0x7fb8d2c38a80 .functor BUFZ 16, L_0x7fb8d2c386d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb8d2c38b30 .functor BUFZ 16, v0x7fb8d2c364b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb8d2c38ba0 .functor BUFZ 16, v0x7fb8d2c36400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb8d2c38c90 .functor BUFZ 1, L_0x7fb8d2c3bb30, C4<0>, C4<0>, C4<0>;
L_0x7fb8d2c38d00 .functor BUFZ 2, v0x7fb8d2c36350_0, C4<00>, C4<00>, C4<00>;
v0x7fb8d2c34f80_0 .net "CPUaddr", 15 0, L_0x7fb8d2c3bc20;  alias, 1 drivers
v0x7fb8d2c35040_0 .net "CPUbe", 0 0, L_0x7fb8d2c3b0b0;  alias, 1 drivers
v0x7fb8d2c350d0_0 .net "CPUread", 15 0, L_0x7fb8d2c38ba0;  alias, 1 drivers
v0x7fb8d2c351c0_0 .net "CPUwe", 0 0, L_0x7fb8d2c3bb30;  alias, 1 drivers
v0x7fb8d2c35250_0 .net "CPUwrite", 15 0, L_0x7fb8d2c3ba80;  alias, 1 drivers
v0x7fb8d2c35320_0 .net "RAMaddr", 15 0, L_0x7fb8d2c38a80;  alias, 1 drivers
v0x7fb8d2c353b0_0 .net "RAMbe", 1 0, L_0x7fb8d2c38d00;  alias, 1 drivers
v0x7fb8d2c35460_0 .net "RAMread", 15 0, L_0x7fb8d2c3bcd0;  alias, 1 drivers
v0x7fb8d2c35510_0 .net "RAMwe", 0 0, L_0x7fb8d2c38c90;  alias, 1 drivers
v0x7fb8d2c35630_0 .net "RAMwrite", 15 0, L_0x7fb8d2c38b30;  alias, 1 drivers
v0x7fb8d2c356e0_0 .net *"_s11", 0 0, L_0x7fb8d2c37a80;  1 drivers
v0x7fb8d2c35790_0 .net *"_s15", 0 0, L_0x7fb8d2c37b20;  1 drivers
v0x7fb8d2c35840_0 .net *"_s19", 0 0, L_0x7fb8d2c37bc0;  1 drivers
v0x7fb8d2c358f0_0 .net *"_s23", 0 0, L_0x7fb8d2c37c90;  1 drivers
v0x7fb8d2c359a0_0 .net *"_s27", 0 0, L_0x7fb8d2c37e30;  1 drivers
v0x7fb8d2c35a50_0 .net *"_s3", 0 0, L_0x7fb8d2c37940;  1 drivers
v0x7fb8d2c35b00_0 .net *"_s31", 0 0, L_0x7fb8d2c37ed0;  1 drivers
v0x7fb8d2c35c90_0 .net *"_s35", 0 0, L_0x7fb8d2c37f70;  1 drivers
v0x7fb8d2c35d20_0 .net *"_s39", 0 0, L_0x7fb8d2c38060;  1 drivers
v0x7fb8d2c35dd0_0 .net *"_s43", 0 0, L_0x7fb8d2c38100;  1 drivers
v0x7fb8d2c35e80_0 .net *"_s47", 0 0, L_0x7fb8d2c38200;  1 drivers
v0x7fb8d2c35f30_0 .net *"_s51", 0 0, L_0x7fb8d2c382a0;  1 drivers
v0x7fb8d2c35fe0_0 .net *"_s55", 0 0, L_0x7fb8d2c383b0;  1 drivers
v0x7fb8d2c36090_0 .net *"_s59", 0 0, L_0x7fb8d2c37d30;  1 drivers
L_0x108c17008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb8d2c36140_0 .net/2s *"_s63", 0 0, L_0x108c17008;  1 drivers
v0x7fb8d2c361f0_0 .net *"_s7", 0 0, L_0x7fb8d2c379e0;  1 drivers
v0x7fb8d2c362a0_0 .net "addr", 15 0, L_0x7fb8d2c386d0;  1 drivers
v0x7fb8d2c36350_0 .var "be", 1 0;
v0x7fb8d2c36400_0 .var "data", 15 0;
v0x7fb8d2c364b0_0 .var "wdata", 15 0;
E_0x7fb8d2c017f0/0 .event edge, v0x7fb8d2c335a0_0, v0x7fb8d2c35460_0, v0x7fb8d2c34b20_0, v0x7fb8d2c2f360_0;
E_0x7fb8d2c017f0/1 .event edge, v0x7fb8d2c33490_0;
E_0x7fb8d2c017f0 .event/or E_0x7fb8d2c017f0/0, E_0x7fb8d2c017f0/1;
L_0x7fb8d2c37940 .part L_0x7fb8d2c3bc20, 1, 1;
L_0x7fb8d2c379e0 .part L_0x7fb8d2c3bc20, 2, 1;
L_0x7fb8d2c37a80 .part L_0x7fb8d2c3bc20, 3, 1;
L_0x7fb8d2c37b20 .part L_0x7fb8d2c3bc20, 4, 1;
L_0x7fb8d2c37bc0 .part L_0x7fb8d2c3bc20, 5, 1;
L_0x7fb8d2c37c90 .part L_0x7fb8d2c3bc20, 6, 1;
L_0x7fb8d2c37e30 .part L_0x7fb8d2c3bc20, 7, 1;
L_0x7fb8d2c37ed0 .part L_0x7fb8d2c3bc20, 8, 1;
L_0x7fb8d2c37f70 .part L_0x7fb8d2c3bc20, 9, 1;
L_0x7fb8d2c38060 .part L_0x7fb8d2c3bc20, 10, 1;
L_0x7fb8d2c38100 .part L_0x7fb8d2c3bc20, 11, 1;
L_0x7fb8d2c38200 .part L_0x7fb8d2c3bc20, 12, 1;
L_0x7fb8d2c382a0 .part L_0x7fb8d2c3bc20, 13, 1;
L_0x7fb8d2c383b0 .part L_0x7fb8d2c3bc20, 14, 1;
L_0x7fb8d2c37d30 .part L_0x7fb8d2c3bc20, 15, 1;
LS_0x7fb8d2c386d0_0_0 .concat8 [ 1 1 1 1], L_0x7fb8d2c37940, L_0x7fb8d2c379e0, L_0x7fb8d2c37a80, L_0x7fb8d2c37b20;
LS_0x7fb8d2c386d0_0_4 .concat8 [ 1 1 1 1], L_0x7fb8d2c37bc0, L_0x7fb8d2c37c90, L_0x7fb8d2c37e30, L_0x7fb8d2c37ed0;
LS_0x7fb8d2c386d0_0_8 .concat8 [ 1 1 1 1], L_0x7fb8d2c37f70, L_0x7fb8d2c38060, L_0x7fb8d2c38100, L_0x7fb8d2c38200;
LS_0x7fb8d2c386d0_0_12 .concat8 [ 1 1 1 1], L_0x7fb8d2c382a0, L_0x7fb8d2c383b0, L_0x7fb8d2c37d30, L_0x108c17008;
L_0x7fb8d2c386d0 .concat8 [ 4 4 4 4], LS_0x7fb8d2c386d0_0_0, LS_0x7fb8d2c386d0_0_4, LS_0x7fb8d2c386d0_0_8, LS_0x7fb8d2c386d0_0_12;
S_0x7fb8d2c36650 .scope module, "ram" "ram" 3 38, 12 1 0, S_0x7fb8d2c1b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fb8d2c3bcd0 .functor BUFZ 16, v0x7fb8d2c36c40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb8d2c36840_0 .net "address", 15 0, L_0x7fb8d2c38a80;  alias, 1 drivers
v0x7fb8d2c368d0_0 .net "be", 1 0, L_0x7fb8d2c38d00;  alias, 1 drivers
v0x7fb8d2c36980_0 .net "clk", 0 0, v0x7fb8d2c37720_0;  alias, 1 drivers
v0x7fb8d2c36a30_0 .net "data_in", 15 0, L_0x7fb8d2c38b30;  alias, 1 drivers
v0x7fb8d2c36ae0_0 .net "data_out", 15 0, L_0x7fb8d2c3bcd0;  alias, 1 drivers
v0x7fb8d2c36bb0 .array "memory", 255 0, 15 0;
v0x7fb8d2c36c40_0 .var "temp", 15 0;
v0x7fb8d2c36ce0_0 .net "we", 0 0, L_0x7fb8d2c38c90;  alias, 1 drivers
    .scope S_0x7fb8d2c34c50;
T_1 ;
    %wait E_0x7fb8d2c017f0;
    %load/vec4 v0x7fb8d2c35250_0;
    %store/vec4 v0x7fb8d2c364b0_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb8d2c36350_0, 0, 2;
    %load/vec4 v0x7fb8d2c35460_0;
    %store/vec4 v0x7fb8d2c36400_0, 0, 16;
    %load/vec4 v0x7fb8d2c351c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fb8d2c35040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fb8d2c34f80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb8d2c36350_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %load/vec4 v0x7fb8d2c35250_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c364b0_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb8d2c36350_0, 0, 2;
T_1.5 ;
T_1.2 ;
T_1.0 ;
    %load/vec4 v0x7fb8d2c35040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fb8d2c34f80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %load/vec4 v0x7fb8d2c35460_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36400_0, 4, 1;
T_1.6 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb8d2c2ec60;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fb8d2c2f1e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb8d2c2dd20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb8d2c31750_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7fb8d2c2dd20;
T_4 ;
    %wait E_0x7fb8d2c1aad0;
    %load/vec4 v0x7fb8d2c31610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb8d2c31750_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb8d2c31350_0;
    %assign/vec4 v0x7fb8d2c31750_0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb8d2c2dd20;
T_5 ;
    %wait E_0x7fb8d2c2e800;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %load/vec4 v0x7fb8d2c30c20_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fb8d2c31560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb8d2c31400_0, 0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb8d2c314b0_0;
    %store/vec4 v0x7fb8d2c31400_0, 0, 6;
T_5.1 ;
    %load/vec4 v0x7fb8d2c31750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x7fb8d2c31400_0;
    %pad/u 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x7fb8d2c31400_0;
    %pad/u 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x7fb8d2c31400_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x7fb8d2c31400_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x7fb8d2c31400_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x7fb8d2c31400_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fb8d2c2fd80_0, 0, 8;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c31960_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %load/vec4 v0x7fb8d2c31960_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb8d2c2fad0_0, 0, 3;
    %jmp T_5.17;
T_5.12 ;
    %load/vec4 v0x7fb8d2c30900_0;
    %store/vec4 v0x7fb8d2c2fad0_0, 0, 3;
    %jmp T_5.17;
T_5.13 ;
    %load/vec4 v0x7fb8d2c2fe30_0;
    %store/vec4 v0x7fb8d2c2fad0_0, 0, 3;
    %jmp T_5.17;
T_5.14 ;
    %load/vec4 v0x7fb8d2c31800_0;
    %store/vec4 v0x7fb8d2c2fad0_0, 0, 3;
    %jmp T_5.17;
T_5.15 ;
    %load/vec4 v0x7fb8d2c318b0_0;
    %pad/u 3;
    %store/vec4 v0x7fb8d2c2fad0_0, 0, 3;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c31a10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %load/vec4 v0x7fb8d2c31a10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb8d2c2fb80_0, 0, 3;
    %jmp T_5.23;
T_5.18 ;
    %load/vec4 v0x7fb8d2c30900_0;
    %store/vec4 v0x7fb8d2c2fb80_0, 0, 3;
    %jmp T_5.23;
T_5.19 ;
    %load/vec4 v0x7fb8d2c2fe30_0;
    %store/vec4 v0x7fb8d2c2fb80_0, 0, 3;
    %jmp T_5.23;
T_5.20 ;
    %load/vec4 v0x7fb8d2c31800_0;
    %store/vec4 v0x7fb8d2c2fb80_0, 0, 3;
    %jmp T_5.23;
T_5.21 ;
    %load/vec4 v0x7fb8d2c318b0_0;
    %pad/u 3;
    %store/vec4 v0x7fb8d2c2fb80_0, 0, 3;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c31ac0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %load/vec4 v0x7fb8d2c31ac0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb8d2c2fc30_0, 0, 3;
    %jmp T_5.29;
T_5.24 ;
    %load/vec4 v0x7fb8d2c30900_0;
    %store/vec4 v0x7fb8d2c2fc30_0, 0, 3;
    %jmp T_5.29;
T_5.25 ;
    %load/vec4 v0x7fb8d2c2fe30_0;
    %store/vec4 v0x7fb8d2c2fc30_0, 0, 3;
    %jmp T_5.29;
T_5.26 ;
    %load/vec4 v0x7fb8d2c31800_0;
    %store/vec4 v0x7fb8d2c2fc30_0, 0, 3;
    %jmp T_5.29;
T_5.27 ;
    %load/vec4 v0x7fb8d2c318b0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb8d2c2fc30_0, 0, 3;
    %jmp T_5.29;
T_5.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c30900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %jmp T_5.38;
T_5.30 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.31 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.32 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.33 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.34 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.35 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.36 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fb8d2c31000_0, 0, 16;
    %jmp T_5.38;
T_5.38 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c310b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c2f600_0, 0, 16;
    %jmp T_5.45;
T_5.39 ;
    %load/vec4 v0x7fb8d2c30f50_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fb8d2c30f50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fb8d2c2f600_0, 0, 16;
    %jmp T_5.45;
T_5.40 ;
    %load/vec4 v0x7fb8d2c30df0_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fb8d2c30df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb8d2c2f600_0, 0, 16;
    %jmp T_5.45;
T_5.41 ;
    %pushi/vec4 7, 7, 3;
    %load/vec4 v0x7fb8d2c30ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb8d2c2f600_0, 0, 16;
    %jmp T_5.45;
T_5.42 ;
    %load/vec4 v0x7fb8d2c31000_0;
    %store/vec4 v0x7fb8d2c2f600_0, 0, 16;
    %jmp T_5.45;
T_5.43 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fb8d2c30f50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fb8d2c2f600_0, 0, 16;
    %jmp T_5.45;
T_5.45 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c30d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb8d2c30cb0_0, 0, 3;
    %jmp T_5.50;
T_5.46 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb8d2c30cb0_0, 0, 3;
    %jmp T_5.50;
T_5.47 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb8d2c30cb0_0, 0, 3;
    %jmp T_5.50;
T_5.48 ;
    %load/vec4 v0x7fb8d2c31800_0;
    %store/vec4 v0x7fb8d2c30cb0_0, 0, 3;
    %jmp T_5.50;
T_5.50 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb8d2c2d120;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c2d590_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fb8d2c2d120;
T_7 ;
    %wait E_0x7fb8d2c2ccf0;
    %load/vec4 v0x7fb8d2c2d630_0;
    %load/vec4 v0x7fb8d2c2d4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c2d590_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb8d2c2d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c2d590_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fb8d2c2d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fb8d2c2d440_0;
    %assign/vec4 v0x7fb8d2c2d590_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb8d2c2cac0;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c2cf30_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fb8d2c2cac0;
T_9 ;
    %wait E_0x7fb8d2c2ccf0;
    %load/vec4 v0x7fb8d2c2cfe0_0;
    %load/vec4 v0x7fb8d2c2ce80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c2cf30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb8d2c2cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c2cf30_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fb8d2c2ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fb8d2c2cde0_0;
    %assign/vec4 v0x7fb8d2c2cf30_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb8d2c00aa0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c2c8b0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fb8d2c00aa0;
T_11 ;
    %wait E_0x7fb8d2c1aad0;
    %load/vec4 v0x7fb8d2c2c960_0;
    %load/vec4 v0x7fb8d2c2c800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c2c8b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb8d2c2c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c2c8b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb8d2c2c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fb8d2c2c750_0;
    %assign/vec4 v0x7fb8d2c2c8b0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb8d2c31d70;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32120_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x7fb8d2c31d70;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c321e0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x7fb8d2c31d70;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c2e560_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x7fb8d2c31d70;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c322a0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7fb8d2c31d70;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32350_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fb8d2c31d70;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32440_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fb8d2c31d70;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c324f0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fb8d2c31d70;
T_19 ;
    %wait E_0x7fb8d2c32090;
    %load/vec4 v0x7fb8d2c328e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v0x7fb8d2c32120_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v0x7fb8d2c321e0_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v0x7fb8d2c2e560_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v0x7fb8d2c322a0_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v0x7fb8d2c32350_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x7fb8d2c32440_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x7fb8d2c324f0_0;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c32a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32850_0, 0, 16;
    %jmp T_19.19;
T_19.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.11 ;
    %load/vec4 v0x7fb8d2c32120_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.12 ;
    %load/vec4 v0x7fb8d2c321e0_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.13 ;
    %load/vec4 v0x7fb8d2c2e560_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.14 ;
    %load/vec4 v0x7fb8d2c322a0_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.15 ;
    %load/vec4 v0x7fb8d2c32350_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.16 ;
    %load/vec4 v0x7fb8d2c32440_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0x7fb8d2c324f0_0;
    %store/vec4 v0x7fb8d2c32970_0, 0, 16;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fb8d2c31d70;
T_20 ;
    %wait E_0x7fb8d2c1aad0;
    %load/vec4 v0x7fb8d2c32c00_0;
    %load/vec4 v0x7fb8d2c32d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c324f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fb8d2c32c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb8d2c324f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fb8d2c32d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fb8d2c326b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7fb8d2c32b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %jmp T_20.15;
T_20.8 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c32120_0, 4, 5;
    %jmp T_20.15;
T_20.9 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c321e0_0, 4, 5;
    %jmp T_20.15;
T_20.10 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c2e560_0, 4, 5;
    %jmp T_20.15;
T_20.11 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c322a0_0, 4, 5;
    %jmp T_20.15;
T_20.12 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c32350_0, 4, 5;
    %jmp T_20.15;
T_20.13 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c32440_0, 4, 5;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb8d2c324f0_0, 4, 5;
    %jmp T_20.15;
T_20.15 ;
    %pop/vec4 1;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fb8d2c32b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.22, 6;
    %jmp T_20.23;
T_20.16 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c32120_0, 0;
    %jmp T_20.23;
T_20.17 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c321e0_0, 0;
    %jmp T_20.23;
T_20.18 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c2e560_0, 0;
    %jmp T_20.23;
T_20.19 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c322a0_0, 0;
    %jmp T_20.23;
T_20.20 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c32350_0, 0;
    %jmp T_20.23;
T_20.21 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c32440_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v0x7fb8d2c32ab0_0;
    %assign/vec4 v0x7fb8d2c324f0_0, 0;
    %jmp T_20.23;
T_20.23 ;
    %pop/vec4 1;
T_20.7 ;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %load/vec4 v0x7fb8d2c327c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %load/vec4 v0x7fb8d2c324f0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb8d2c324f0_0, 0;
T_20.24 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb8d2c2d7a0;
T_21 ;
    %wait E_0x7fb8d2c1af70;
    %load/vec4 v0x7fb8d2c2d9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %load/vec4 v0x7fb8d2c2db50_0;
    %load/vec4 v0x7fb8d2c2dc10_0;
    %add;
    %store/vec4 v0x7fb8d2c2daa0_0, 0, 16;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x7fb8d2c2db50_0;
    %load/vec4 v0x7fb8d2c2dc10_0;
    %add;
    %store/vec4 v0x7fb8d2c2daa0_0, 0, 16;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x7fb8d2c2db50_0;
    %load/vec4 v0x7fb8d2c2dc10_0;
    %sub;
    %store/vec4 v0x7fb8d2c2daa0_0, 0, 16;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fb8d2c03aa0;
T_22 ;
    %wait E_0x7fb8d2c1ac80;
    %load/vec4 v0x7fb8d2c33fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %load/vec4 v0x7fb8d2c33070_0;
    %store/vec4 v0x7fb8d2c33330_0, 0, 16;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x7fb8d2c33070_0;
    %store/vec4 v0x7fb8d2c33330_0, 0, 16;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x7fb8d2c33650_0;
    %store/vec4 v0x7fb8d2c33330_0, 0, 16;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x7fb8d2c32fe0_0;
    %store/vec4 v0x7fb8d2c33330_0, 0, 16;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c340d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %load/vec4 v0x7fb8d2c34420_0;
    %store/vec4 v0x7fb8d2c34040_0, 0, 16;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x7fb8d2c34420_0;
    %store/vec4 v0x7fb8d2c34040_0, 0, 16;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x7fb8d2c34580_0;
    %store/vec4 v0x7fb8d2c34040_0, 0, 16;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x7fb8d2c333e0_0;
    %store/vec4 v0x7fb8d2c34040_0, 0, 16;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb8d2c341f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %load/vec4 v0x7fb8d2c34580_0;
    %store/vec4 v0x7fb8d2c34160_0, 0, 16;
    %jmp T_22.14;
T_22.10 ;
    %load/vec4 v0x7fb8d2c34420_0;
    %store/vec4 v0x7fb8d2c34160_0, 0, 16;
    %jmp T_22.14;
T_22.11 ;
    %load/vec4 v0x7fb8d2c34580_0;
    %store/vec4 v0x7fb8d2c34160_0, 0, 16;
    %jmp T_22.14;
T_22.12 ;
    %load/vec4 v0x7fb8d2c333e0_0;
    %store/vec4 v0x7fb8d2c34160_0, 0, 16;
    %jmp T_22.14;
T_22.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb8d2c34a00_0, 0, 1;
    %load/vec4 v0x7fb8d2c33990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.15, 4;
    %load/vec4 v0x7fb8d2c32fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb8d2c34a00_0, 0, 1;
T_22.19 ;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x7fb8d2c32fe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.21, 4;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb8d2c34a00_0, 0, 1;
T_22.23 ;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x7fb8d2c32fe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb8d2c33900_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb8d2c34a00_0, 0, 1;
T_22.27 ;
T_22.25 ;
T_22.22 ;
T_22.18 ;
T_22.15 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fb8d2c36650;
T_23 ;
    %vpi_call 12 14 "$readmemh", "bios.hex", v0x7fb8d2c36bb0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100000 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x7fb8d2c36650;
T_24 ;
    %wait E_0x7fb8d2c2ccf0;
    %load/vec4 v0x7fb8d2c36ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fb8d2c368d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36c40_0, 4, 8;
    %load/vec4 v0x7fb8d2c36a30_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36c40_0, 4, 8;
    %ix/getv 4, v0x7fb8d2c36840_0;
    %load/vec4a v0x7fb8d2c36bb0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb8d2c36c40_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fb8d2c36840_0;
    %store/vec4a v0x7fb8d2c36bb0, 4, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7fb8d2c36a30_0;
    %ix/getv 3, v0x7fb8d2c36840_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb8d2c36bb0, 0, 4;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb8d2c36650;
T_25 ;
    %wait E_0x7fb8d2c2ccf0;
    %load/vec4 v0x7fb8d2c368d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36c40_0, 4, 8;
    %ix/getv 4, v0x7fb8d2c36840_0;
    %load/vec4a v0x7fb8d2c36bb0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb8d2c36c40_0, 4, 8;
    %jmp T_25.1;
T_25.0 ;
    %ix/getv 4, v0x7fb8d2c36840_0;
    %load/vec4a v0x7fb8d2c36bb0, 4;
    %store/vec4 v0x7fb8d2c36c40_0, 0, 16;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb8d2c1a520;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb8d2c37720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb8d2c378b0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fb8d2c1a520;
T_27 ;
    %delay 5, 0;
    %load/vec4 v0x7fb8d2c37720_0;
    %nor/r;
    %store/vec4 v0x7fb8d2c37720_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb8d2c1a520;
T_28 ;
    %vpi_call 2 20 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 0> {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 1> {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 2> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 3> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 4> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 5> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 6> {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 7> {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb8d2c36bb0, 8> {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x7fb8d2c1a520;
T_29 ;
    %vpi_call 2 35 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x7fb8d2c1a520;
T_30 ;
    %delay 1000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "regfile2.v";
    "memory_io.v";
    "ram.v";
