INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/data_selecter_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selecter_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/ir_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/pc_adder_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder_res
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sources_1/new/super_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/example_lab_1/example_lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
