# Compile of loop.v failed with 1 errors.
# Compile of loop_tb.v failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of loop.v failed with 1 errors.
# Compile of loop.v failed with 2 errors.
# Compile of loop.v was successful.
# Compile of loop_tb.v failed with 1 errors.
# Compile of loop.v was successful.
# Compile of loop_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.loop_tb
# vsim work.loop_tb 
# Start time: 18:38:33 on Apr 29,2021
# Loading work.loop_tb
# Loading work.loop
# WARNING: No extended dataflow license exists
add wave -r sim:/loop_tb/*
run -all
# @time:  0 - output xxxxxxxx
# @time: 10 - output 00000001
# @time: 30 - output 00000010
# @time: 40 - output 00000001
# @time: 50 - output 00000100
# @time: 60 - output 00000001
# @time: 70 - output 00001000
# @time: 80 - output 00000001
# @time: 90 - output 00010000
# @time:100 - output 00000001
# @time:110 - output 00100000
# @time:120 - output 00000001
# @time:130 - output 01000000
# @time:140 - output 00000001
# @time:150 - output 10000000
# @time:160 - output 00000001
# @time:170 - output 00000000
# @time:180 - output 00000001
# @time:190 - output 00000000
# @time:200 - output 00000001
# @time:210 - output 00000000
# @time:220 - output 00000001
# @time:230 - output 00000000
# @time:240 - output 00000001
# @time:250 - output 00000000
# @time:260 - output 00000001
# @time:270 - output 00000000
# @time:280 - output 00000001
# @time:290 - output 00000000
# @time:300 - output 00000001
# @time:310 - output 00000000
# @time:320 - output 00000001
# @time:330 - output 00000000
# @time:340 - output 00000001
# @time:350 - output 00000000
# @time:360 - output 00000001
# @time:370 - output 00000000
# @time:380 - output 00000001
# @time:390 - output 00000000
# @time:400 - output 00000001
# @time:410 - output 00000000
# @time:420 - output 00000001
# @time:430 - output 00000000
# @time:440 - output 00000001
# @time:450 - output 00000000
# @time:460 - output 00000001
# @time:470 - output 00000000
# @time:480 - output 00000001
# @time:490 - output 00000000
# @time:500 - output 00000001
# @time:510 - output 00000000
# @time:520 - output 00000001
# @time:530 - output 00000000
# @time:540 - output 00000001
# @time:550 - output 00000000
# @time:560 - output 00000001
# @time:570 - output 00000000
# @time:580 - output 00000001
# @time:590 - output 00000000
# @time:600 - output 00000001
# @time:610 - output 00000000
# @time:620 - output 00000001
# @time:630 - output 00000000
# @time:640 - output 00000001
# @time:650 - output 00000000
# @time:660 - output 00000001
# @time:670 - output 00000000
# @time:680 - output 00000001
# @time:690 - output 00000000
# @time:700 - output 00000001
# @time:710 - output 00000000
# @time:720 - output 00000001
# @time:730 - output 00000000
# @time:740 - output 00000001
# @time:750 - output 00000000
# @time:760 - output 00000001
# @time:770 - output 00000000
# @time:780 - output 00000001
# @time:790 - output 00000000
# @time:800 - output 00000001
# @time:810 - output 00000000
# @time:820 - output 00000001
# @time:830 - output 00000000
# @time:840 - output 00000001
# @time:850 - output 00000000
# @time:860 - output 00000001
# @time:870 - output 00000000
# @time:880 - output 00000001
# @time:890 - output 00000000
# @time:900 - output 00000001
# @time:910 - output 00000000
# @time:920 - output 00000001
# @time:930 - output 00000000
# @time:940 - output 00000001
# @time:950 - output 00000000
# @time:960 - output 00000001
# @time:970 - output 00000000
# @time:980 - output 00000001
# @time:990 - output 00000000
# @time:1000 - output 00000001
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v(18)
#    Time: 1010 ps  Iteration: 0  Instance: /loop_tb
# 1
# Break in Module loop_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v line 18
# Compile of loop.v was successful.
# Compile of loop_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.loop_tb
# End time: 18:40:40 on Apr 29,2021, Elapsed time: 0:02:07
# Errors: 0, Warnings: 11
# vsim work.loop_tb 
# Start time: 18:40:41 on Apr 29,2021
# Loading work.loop_tb
# Loading work.loop
# WARNING: No extended dataflow license exists
add wave -r sim:/loop_tb/*
run -all
# @time:  0 - output xxxxxxxx
# @time: 10 - output 00000001
# @time: 30 - output 00000010
# @time: 40 - output 00000001
# @time: 50 - output 00000100
# @time: 60 - output 00000001
# @time: 70 - output 00001000
# @time: 80 - output 00000001
# @time: 90 - output 00010000
# @time:100 - output 00000001
# @time:110 - output 00100000
# @time:120 - output 00000001
# @time:130 - output 01000000
# @time:140 - output 00000001
# @time:150 - output 10000000
# @time:160 - output 00000001
# @time:170 - output 00000000
# @time:180 - output 00000001
# @time:190 - output 00000000
# @time:200 - output 00000001
# @time:210 - output 00000000
# @time:220 - output 00000001
# @time:230 - output 00000000
# @time:240 - output 00000001
# @time:250 - output 00000000
# @time:260 - output 00000001
# @time:270 - output 00000000
# @time:280 - output 00000001
# @time:290 - output 00000000
# @time:300 - output 00000001
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v(18)
#    Time: 310 ps  Iteration: 0  Instance: /loop_tb
# 1
# Break in Module loop_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v line 18
# Compile of loop.v was successful.
# Compile of loop_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.loop_tb
# End time: 18:42:02 on Apr 29,2021, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
# vsim work.loop_tb 
# Start time: 18:42:03 on Apr 29,2021
# Loading work.loop_tb
# Loading work.loop
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/loop_tb/*
run -all
# @time:  0 - output xxxxxxxx
# @time: 10 - output 00000001
# @time: 30 - output 00000010
# @time: 40 - output 00000001
# @time: 50 - output 00000100
# @time: 60 - output 00000001
# @time: 70 - output 00001000
# @time: 80 - output 00000001
# @time: 90 - output 00010000
# @time:100 - output 00000001
# @time:110 - output 00100000
# @time:120 - output 00000001
# @time:130 - output 01000000
# @time:140 - output 00000001
# @time:150 - output 00000010
# @time:160 - output 00000001
# @time:170 - output 00000100
# @time:180 - output 00000001
# @time:190 - output 00001000
# @time:200 - output 00000001
# @time:210 - output 00010000
# @time:220 - output 00000001
# @time:230 - output 00100000
# @time:240 - output 00000001
# @time:250 - output 01000000
# @time:260 - output 00000001
# @time:270 - output 00000010
# @time:280 - output 00000001
# @time:290 - output 00000100
# @time:300 - output 00000001
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v(18)
#    Time: 310 ps  Iteration: 0  Instance: /loop_tb
# 1
# Break in Module loop_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v line 18
# Compile of loop.v was successful.
# Compile of loop_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.loop_tb
# End time: 18:43:02 on Apr 29,2021, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim work.loop_tb 
# Start time: 18:43:03 on Apr 29,2021
# Loading work.loop_tb
# Loading work.loop
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/loop_tb/*
run -all
# @time:  0 - output xxxxxxxx
# @time: 10 - output 00000001
# @time: 30 - output 00000010
# @time: 40 - output 00000001
# @time: 50 - output 00000100
# @time: 60 - output 00000001
# @time: 70 - output 00001000
# @time: 80 - output 00000001
# @time: 90 - output 00010000
# @time:100 - output 00000001
# @time:110 - output 00100000
# @time:120 - output 00000001
# @time:130 - output 01000000
# @time:140 - output 00000001
# @time:150 - output 10000000
# @time:160 - output 00000001
# @time:170 - output 00000010
# @time:180 - output 00000001
# @time:190 - output 00000100
# @time:200 - output 00000001
# @time:210 - output 00001000
# @time:220 - output 00000001
# @time:230 - output 00010000
# @time:240 - output 00000001
# @time:250 - output 00100000
# @time:260 - output 00000001
# @time:270 - output 01000000
# @time:280 - output 00000001
# @time:290 - output 10000000
# @time:300 - output 00000001
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v(18)
#    Time: 310 ps  Iteration: 0  Instance: /loop_tb
# 1
# Break in Module loop_tb at C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task3/loop_tb.v line 18
# End time: 18:43:46 on Apr 29,2021, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
