// Seed: 2277918127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_10 :
  assert property (@(posedge id_8) (id_6) & id_4)
  else;
endmodule
module module_1 (
    output tri1 id_0
);
  if (1) always disable id_2;
  else begin
    wire id_3;
  end
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  assign id_2 = id_2;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
endmodule
