C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis   -part A2F200M3F  -package FBGA484  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 0 -RWCheckOnRam 0 -summaryfile C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\synlog\report\ants_master_fpga_mapper.xml  -top_level_module  ants_master  -flow mapping  -mp  1  -prjfile  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\scratchproject.prs  -implementation  synthesis  -licensetype  synplifypro_actel  -multisrs  -oedif  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.edn   -freq 100.000   -tcl  C:\Users\collmae\Documents\GitHub\373\ants_master\component\work\ants_master_MSS\mss_tshell_syn.sdc  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\synwork\ants_master_prem.srd  -sap  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.sap  -otap  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.tap  -omap  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.map  -devicelib  C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v  -sap  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.sap  -ologparam  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\syntmp\ants_master.plg  -osyn  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srm  -prjdir  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\  -prjname  ants_master_syn  -log  C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\synlog\ants_master_fpga_mapper.srr 
rc:1 success:1
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\scratchproject.prs|o|1460439523|3402
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.edn|o|1460441868|1505391
C:\Users\collmae\Documents\GitHub\373\ants_master\component\work\ants_master_MSS\mss_tshell_syn.sdc|i|1460435323|202
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\synwork\ants_master_prem.srd|i|1460441859|70984
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.sap|o|1460441860|10477
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.tap|o|0|0
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.map|o|1460441868|28
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\proasic\smartfusion.v|i|1412951262|72817
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.sap|o|1460441860|10477
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\syntmp\ants_master.plg|o|1460441868|1867
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srm|o|1460441867|76035
C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\synlog\ants_master_fpga_mapper.srr|o|1460441868|94076
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\m_proasic.exe|i|1412952226|12576768
C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin64\m_proasic.exe|i|1412954416|15337984
