#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 13 17:12:39 2021
# Process ID: 19856
# Current directory: C:/Tutorials/Vivado/parvez_ro_prepost
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4256 C:\Tutorials\Vivado\parvez_ro_prepost\parvez_ro_prepost.xpr
# Log file: C:/Tutorials/Vivado/parvez_ro_prepost/vivado.log
# Journal file: C:/Tutorials/Vivado/parvez_ro_prepost\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1427.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 1890.289 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1890.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1890.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 15 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2051.109 ; gain = 852.207
open_bd_design {C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO1
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO2
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO3
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO4
Successfully read diagram <design_1> from BD file <C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.461 ; gain = 50.578
write_bd_tcl -force C:/Tutorials/Vivado/parvez_ro_prepost/design_1.tcl
INFO: [BD 5-148] Tcl file written out <C:/Tutorials/Vivado/parvez_ro_prepost/design_1.tcl>.

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
Slave segment '/xadc_wiz_0/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C5_0000 [ 64K ]>.
startgroup
set_property -dict [list CONFIG.TEMPERATURE_ALARM_TRIGGER {125} CONFIG.TEMPERATURE_ALARM_RESET {125} CONFIG.TEMPERATURE_ALARM_OT_RESET {125}] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false}] [get_bd_cells xadc_wiz_0]
endgroup
regenerate_bd_layout
set_property name Temp_sensor [get_bd_cells xadc_wiz_0]
save_bd_design
Wrote  : <C:\Tutorials\Vivado\parvez_ro_prepost\parvez_ro_prepost.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Tutorials\Vivado\parvez_ro_prepost\parvez_ro_prepost.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Temp_sensor .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f514e6d9faf76bfb; cache size = 10.564 MB.
[Thu May 13 17:19:19 2021] Launched design_1_xbar_0_synth_1, design_1_xadc_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/design_1_xbar_0_synth_1/runme.log
design_1_xadc_wiz_0_0_synth_1: C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
synth_1: C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/synth_1/runme.log
[Thu May 13 17:19:19 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2373.523 ; gain = 15.949
open_bd_design {C:/Tutorials/Vivado/parvez_ro_prepost/parvez_ro_prepost.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_tcl -force C:/Tutorials/Vivado/parvez_ro_prepost/design_1.tcl
INFO: [BD 5-148] Tcl file written out <C:/Tutorials/Vivado/parvez_ro_prepost/design_1.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Thu May 13 17:25:04 2021...
