ENTITY jia IS
	port(
		clk:IN STD_LOGIC;
		out:OUT STD_LOGIC;
	);
END jia;

architecture rui of jia is
内部信号、常数、数据类型、子程序、
元件等的说明； 

begin
并行处理（功能描述）语句； 
end architecture rui 

type xie is integer (3 downto 1) of std_logic
type xie is integer (3 downto 1) of std_logic

subtype xie is integer (10 downto 1) of std_logic


package xiejairui is
包说明
end xiejairui; 

library 库名
use 库名.包名.项目名 

with 选择表达式 select
 a <= b when 选择表达式值 
 when others 










 
