// Seed: 854819963
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    output logic id_9,
    output id_10,
    input logic id_11,
    output logic id_12,
    input logic id_13,
    input id_14,
    output id_15,
    output logic id_16,
    output id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    output logic id_21,
    output logic id_22,
    input id_23,
    output id_24,
    output logic id_25
);
  always @(posedge 1 & id_1) begin
    id_15 = id_0;
  end
  logic id_26;
  assign id_10[1] = 1;
  logic id_27;
endmodule
