
*** Running vivado
    with args -log scaler_to_vpss.vdi -applog -m64 -messageDb vivado.pb -mode batch -source scaler_to_vpss.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source scaler_to_vpss.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_iic_0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_iic_0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.159990 which will be rounded to 0.160 to ensure it is an integer multiple of 1 picosecond [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/bd_0_axis_fifo_0/bd_0_axis_fifo_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/bd_0_axis_fifo_0/bd_0_axis_fifo_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst'
Parsing XDC File [C:/hdmi_final/HW/xdc/scaler_to_vpss_phys.xdc]
Finished Parsing XDC File [C:/hdmi_final/HW/xdc/scaler_to_vpss_phys.xdc]
Parsing XDC File [C:/hdmi_final/HW/xdc/scaler_to_vpss_timing.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/hdmi_final/HW/xdc/scaler_to_vpss_timing.xdc:11]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.000 ; gain = 508.914
Finished Parsing XDC File [C:/hdmi_final/HW/xdc/scaler_to_vpss_timing.xdc]
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/design_1_vtd_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/design_1_vtd_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/design_1_vtg_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/design_1_vtg_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0_v_vscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0_v_vscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0_v_hscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0_v_hscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/bd_0_auto_cc_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/bd_0_auto_cc_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/bd_0_auto_cc_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/bd_0_auto_cc_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/bd_0_auto_cc_2_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/bd_0_auto_cc_2_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_1/design_1_v_cresample_0_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_0_1/design_1_v_cresample_0_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_1_0/design_1_v_cresample_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_cresample_1_0/design_1_v_cresample_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_ycrcb2rgb_0_0/design_1_v_ycrcb2rgb_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_ycrcb2rgb_0_0/design_1_v_ycrcb2rgb_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/design_1_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0'
Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/design_1_auto_us_cc_df_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/design_1_auto_us_cc_df_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 146 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 256 instances

link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1157.004 ; gain = 942.379
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 1157.004 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 134efe5a1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac1c2092

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.004 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
INFO: [Opt 31-10] Eliminated 1482 cells.
Phase 2 Constant Propagation | Checksum: 236e80a1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.004 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6981 unconnected nets.
INFO: [Opt 31-11] Eliminated 4082 unconnected cells.
Phase 3 Sweep | Checksum: 1b507559d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1157.004 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1977bb093

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.004 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 12 unconnected nets.
INFO: [Opt 31-11] Eliminated 12 unconnected cells.
Phase 5 Sweep | Checksum: 24cc48d01

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1157.004 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1157.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24cc48d01

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.004 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 6 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 1da18c592

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1573.492 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1da18c592

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1573.492 ; gain = 416.488
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1573.492 ; gain = 416.488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1573.492 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/impl_1/scaler_to_vpss_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][11]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][11]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 159 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 8629164a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1573.492 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 8629164a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 8629164a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: e0790fef

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13236b8fb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 20c4b3ce9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1ef9d9108

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1ef9d9108

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1ef9d9108

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ef9d9108

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ef9d9108

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2338206e0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2338206e0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21a7776ea

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28795cea6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:05 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 28795cea6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:05 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b935e6d7

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 282b4a6b7

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 2197142d9

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 2197142d9

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2197142d9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:24 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2197142d9

Time (s): cpu = 00:01:55 ; elapsed = 00:01:24 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 2197142d9

Time (s): cpu = 00:01:56 ; elapsed = 00:01:24 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 246ac276d

Time (s): cpu = 00:01:57 ; elapsed = 00:01:26 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 246ac276d

Time (s): cpu = 00:01:57 ; elapsed = 00:01:26 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 218de616b

Time (s): cpu = 00:02:07 ; elapsed = 00:01:32 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 218de616b

Time (s): cpu = 00:02:07 ; elapsed = 00:01:32 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: 22e3da7f4

Time (s): cpu = 00:02:07 ; elapsed = 00:01:32 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 22e3da7f4

Time (s): cpu = 00:02:07 ; elapsed = 00:01:33 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 22e3da7f4

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 22e3da7f4

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 151af8a5b

Time (s): cpu = 00:03:41 ; elapsed = 00:03:10 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.129. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 151af8a5b

Time (s): cpu = 00:03:42 ; elapsed = 00:03:10 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 151af8a5b

Time (s): cpu = 00:03:42 ; elapsed = 00:03:10 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 151af8a5b

Time (s): cpu = 00:03:42 ; elapsed = 00:03:11 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 151af8a5b

Time (s): cpu = 00:03:43 ; elapsed = 00:03:11 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 151af8a5b

Time (s): cpu = 00:03:43 ; elapsed = 00:03:11 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 151af8a5b

Time (s): cpu = 00:03:43 ; elapsed = 00:03:12 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 151af8a5b

Time (s): cpu = 00:03:44 ; elapsed = 00:03:12 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1476e8e64

Time (s): cpu = 00:03:44 ; elapsed = 00:03:12 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1476e8e64

Time (s): cpu = 00:03:44 ; elapsed = 00:03:12 . Memory (MB): peak = 1573.492 ; gain = 0.000
Ending Placer Task | Checksum: 1395024be

Time (s): cpu = 00:03:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:49 ; elapsed = 00:03:16 . Memory (MB): peak = 1573.492 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.492 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.492 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1573.492 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1573.492 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1573.492 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: a8cdcf20

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-0.681 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/addrb[1]. Net driver design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4 was replaced.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/addrb[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[63][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 1 new instance.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-0.681 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 16f0257c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[3].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu52kgnxh2ki5chzm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0c
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[1].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbprd3a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[4].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[3]_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_78_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_78
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4ept12n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptsb4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptsa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_74_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_74
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz225dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz22
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum05rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0ha5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0ha
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0g15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0g1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_77_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_77
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[3]_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_69_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_69
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0db5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0db
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[7].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[8].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunc5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5a5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz455dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz45
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz205dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz20
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz435dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz43
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptrz4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptrm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[7].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[7]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_75_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_75
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptt2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4epte
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum1npyui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/p_0_in_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[4]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_6
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_12_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_12
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[9].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyund5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsncdrp2eltyqetca5zceda[16].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd24.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzza
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/eol_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_85_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_85
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_71_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_71
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1a5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz215dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz21
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eltyqetca5yh4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_73_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_73
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyum15rja
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols[3].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols_reg[3]
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4ept12n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz235dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_65_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_65
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rep[0].fifoaddr_reg[2].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_axi_wready[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_5
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnldseh4bdsq0t5eiqn5crtl4feptc.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4qa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eltyqetca5yh4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd25
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1b5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1b
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsijtsmal5aryws5eiqn5crtl4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz235dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsniraah4hu0h2rcbx2kgnpyui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4qa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbepy2uj5seig5riz15csa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptsd4g5te.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptsb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[9].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[9]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_42_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_42
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[7].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_7_7_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[7].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_i_10
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_35_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_35
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_39_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_39
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfldseh4bdsq0t5eiqn4g5tt35crtx4fea.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsildseh4bdsq0t5eiqn5crtx4fea
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcdb3gy5dabgcd5seig5gd.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsncdb3gy5dabgcd5rd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_67_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_67
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_70_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_70
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[6]
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunc5rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0a35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0a3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_77_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_77
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0bd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0bd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[5]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_68_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_68
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnlbbf.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chzw0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chz005dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chz00
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g4
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[7].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_6_reg_2997_reg_i_11
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/addrb[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/word_count_reg[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/in_fifo_reset_reg_1.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/in_fifo_reset_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/in_fifo_reset.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/in_fifo_reset_reg
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/eol_early_i_i_5_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/eol_early_i_i_5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_81_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_81
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyund5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols[10].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols_reg[10]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_41_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_41
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[2].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wready.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_66_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_66
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptr54g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptrp
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacsau34lepyi.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacsau34lepyr4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptr54g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptrp
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[4].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_4_4_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[4].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_i_13
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[0]
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsijtsmal5aryws5eiqn5crtl4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[12].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum1opyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu52kgnxh2ki5chzm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz445dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz44
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_86_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_86
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[2].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4ob
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzxb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzxb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrl
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[9].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_9_9_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[9].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_5_reg_2977_reg_i_9
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[8].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[8]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfjtsmal5aryws5eiqn5crtx4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum35rjd20.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5ch0d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu5zcedprx225pyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd5dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_64_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_64
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[12].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_12_12_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[12].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_6_reg_2997_reg_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[11].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[11]
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[4]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbprd3a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0a05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0a0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum1n5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_69_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_69
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_2
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awvalid_INST_0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/need_to_split_q.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/incr_need_to_split_q_reg
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/allow_split_cmd.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awvalid_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_7_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_reg.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_63_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_63
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[25].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_3_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0e15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0e1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_82_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_82
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[7].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_3_reg_2937_reg_i_11
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnlbbf.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsalejbge5d0nd4edkp4fdg52ki5chzx4g5te.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsalejbge5d0nd4edkp4fdg52ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_73_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_73
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum05rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum05rja
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[9].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws5eiqn5crup4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_4_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[1]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_i_4_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_cmp[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[9][0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gsafety_cc.rd_en_int_sync_1_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_NS_fsm3.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/j_i_i_reg_256_reg[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/j_i_i_reg_256_reg[1]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_11
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/s_axis_video_TREADY_INST_0_i_5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/p_0_in.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/needs_delay.shift_register_reg[4][0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/eol_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_6
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_13_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_13
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chz005dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chz00
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedprx225pyum25rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu5zcedpyum25rja
INFO: [Physopt 32-661] Optimized 49 nets.  Re-placed 49 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.281 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1891f1472

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 7 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4ept12n5ha. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsniraah4hu0h2rcbx2kgnpyui. Rewired (signal push) design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk to 8 loads. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.281 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4 Rewire | Checksum: 169d198c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja was not replicated.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120 was not replicated.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[6] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[7] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[8] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[10] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum1npyui was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptt2n5ha was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[9] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 5 Critical Cell Optimization | Checksum: 97d7585f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 6 Fanout Optimization | Checksum: 88adf74d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu52kgnxh2ki5chzm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbprd3a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[4].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4ept12n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz225dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz22
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu52kgnxh2ki5chzm
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptp2n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0g15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0g1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[3]_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_78_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_78
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[3]_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_69_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_69
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsijtsmal5aryws5eiqn5crtl4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0db5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0db
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_74_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_74
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[7].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[8].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunc5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5a5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz455dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz45
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eltyqetca5yh4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd24.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzza
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz205dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz20
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz435dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz43
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_77_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_77
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum1npyui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptt2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4epte
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[9].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyund5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsncdrp2eltyqetca5zceda[16].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c25dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd24.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzza
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/eol_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_85_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_85
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1a5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eltyqetca5yh4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum1npyui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0a15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0a1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_65_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_65
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c5
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd25
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[7].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[7]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_75_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_75
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsijtsmal5aryws5eiqn5crtl4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbepy2uj5seig5riz15csa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_71_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_71
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rjd20.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_73_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_73
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_77_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_77
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0bd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0bd
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[1].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfcsau34iq5yi.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfcsau34iq5yr4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_81_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_81
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum05rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyund5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz215dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz21
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptr54g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptrp
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pb_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgn5yur4eptp2n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgn5yur4eptd
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgn5yur4eptt2n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgn5yur4epte
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[9].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[9]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_42_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_42
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[12].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum1opyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws5eiqn5crtnv5csa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz445dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz44
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_86_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_86
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz235dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz5c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz5c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbc
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c15dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_35_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_35
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_39_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_39
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_67_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_67
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_70_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_70
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[6]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1b5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1b
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzxb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzxb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfjtsmal5aryws5eiqn5crtx4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbprd3a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum1n5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[5]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_68_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_68
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0e15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0e1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_66_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_66
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_82_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_82
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0a35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0a3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum05rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_73_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_73
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[25].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_4_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum25rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum25rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptsb4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptsa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0a05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0a0
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptp2n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[8].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[8]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_i_4_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_cmp[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_64_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_64
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[11].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[11]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_41_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_41
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnlbbf.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chzw0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_69_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_69
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_63_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_63
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacsau34lepyi.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacsau34lepyr4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_78_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_78
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[11].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_11_11_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[11].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_5_reg_2977_reg_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum1n5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0bc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0bc
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsncdrp2eltyqetca5zceda[24].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtr35csa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4oa_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyund5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_9_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_9
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunc5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunc5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzy25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzy2
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[2].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_2_2_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[2].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_6_reg_2997_reg_i_16
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzw45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzw4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[1]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[3].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4oa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnldseh4bdsq0t5eiqn5crtl4feptc.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4qa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0ha5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0ha
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/in_fifo_reset_reg_1.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/in_fifo_reset_i_3
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/fifo_rd_i.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/fifo_rd_i_reg
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_9_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_9
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_74_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_74
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_21_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_21
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_4_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[11].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum1n5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_13
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz245dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz24
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[10]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_34_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_34
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[1].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_1_1_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[1].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_6_reg_2997_reg_i_17
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg__0[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfldseh4bdsq0t5eiqn4g5tt35crtx4fea.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsildseh4bdsq0t5eiqn5crtx4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcdb3gy5dabgcd5seig5gd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsncdb3gy5dabgcd5rd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/p_0_in.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/needs_delay.shift_register_reg[4][0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/eol_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 25 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.281 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 1ee7b7c1d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm. Rewired (signal push) design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsn0a[0] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 1 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.281 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 8 Rewire | Checksum: deea9751

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsncdrp2eltyqetca5zceda[16] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[7] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum05rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyund5rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[5] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[9] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[12] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[6] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[3] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: deea9751

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: deea9751

Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu52kgnxh2ki5chzm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbprd3a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[4].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4ept12n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz225dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz22
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0g15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0g1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[3]_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_69_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_69
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0dd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0db5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0db
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[7].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[8].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunc5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5a5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz455dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz45
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyum15rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz205dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz20
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz435dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz43
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/line_cnt_tc_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[3]_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_7
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_77_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_77
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0c3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum1npyui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0a2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptt2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4epte
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[9].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyund5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/eol_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_85_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_85
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsncdrp2eltyqetca5zceda[16].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c25dpzm.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd24.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzza_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1a5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eltyqetca5yh4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0c1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_65_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_65
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[7].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[7]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_75_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_75
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e55dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0e5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsijtsmal5aryws5eiqn5crtl4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_71_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_71
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_73_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_73
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_77_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_77
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0bd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0bd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_81_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_81
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum05rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum05rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz5d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyund5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyund5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz215dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz21
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptr54g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptrp
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0g0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[9].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[9]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_42_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_42
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg_n_2_[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[12].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum1opyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz445dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5chz44
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_86_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_86
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz235dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsijtsmal5aryws5eiqn5crtl4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnbdrp2cgu52kgnxh2ki5chzm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0fb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0f4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu52kgnxh2ki5ch0c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_35_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_35
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_39_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_39
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_67_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_67
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[6]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1b5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz1b
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzxb5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chzxb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptrl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfjtsmal5aryws5eiqn5crtx4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyunb5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedpyunb5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiaasmqvcpsuqdcdxyr4ira120.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfsbuj4bdkp2tbprd3a
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum1n5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum1n5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[5].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[5]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd25_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_68_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_68
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0e15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0e1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_82_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_82
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0e3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0a35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0a3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum55rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g35dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_73_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_73
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/total_cols_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[25].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_4_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_12
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptsb4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptsa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0a05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0a0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0e0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[8].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[8]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_i_4_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_cmp[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_64_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_64
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[11].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[11]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_41_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_41
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnlbbf.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4nb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbepy2uj5seig5riz15csa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chzw0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_1_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_69_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_69
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0fd
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgn5yur4eptp2n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgn5yur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_63_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_63
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacsau34lepyi.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacsau34lepyr4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_78_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_78
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4oa_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_9_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_9
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsacdrp2eltyqetca5yd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eltyqetca5yh4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd24.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzza
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c05dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0c0
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_70_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_70
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzw45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzw4
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnpyur4eptt2n5ha.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnpyur4epte
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptp2n5ha.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnpyur4eptd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz235dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[1]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_78_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_78
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0ha5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0ha
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_74_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_74
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[11].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum1n5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]_0.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_13
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz245dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5chz24
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyum1npyui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1npyui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0a15dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0a1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g45dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0g4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[10].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[10]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_34_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_34
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_66_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_66
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnldseh4bdsq0t5eiqn5crtl4feptc.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4qa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcp2rcbxzk.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_74_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_74
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg__0[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_13
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfldseh4bdsq0t5eiqn4g5tt35crtx4fea.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsildseh4bdsq0t5eiqn5crtx4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcdb3gy5dabgcd5seig5gd.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsncdb3gy5dabgcd5rd23
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5chz1d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/p_0_in.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/needs_delay.shift_register_reg[4][0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/eol_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_8_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_8
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/col_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/line_cnt_tc_i_11
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_2_n_2.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_2
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rjd20.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsalejbge5d0nd4edkp4fdg52ki5chzx4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsalejbge5d0nd4edkp4fdg52ki5chzl
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptrz4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptrm
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/L[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyuna5rja
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[5].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_5_5_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[5].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_i_12
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[4].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg[4]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptof4g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu52kgnpyur4eptoc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_76_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_76
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[3].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_70_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_70
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[13].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_13_13_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_4_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[13].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_4_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_4_reg_2957_reg_i_5
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5ch0g2
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfcsau34iq5yi.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfcsau34iq5yr4irag
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_6_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_6
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_65_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_65
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[14].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_14_14_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[14].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/sum_0_0_6_reg_2997_reg_i_4
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[6].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu52kgnpyur4eptr34g5te.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptro
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu52kgnxh2ki5ch0da
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_24_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_24
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu52kgnxh2ki5ch0dc
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_9_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state[1]_i_9
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/v_vscaler_vscale_core_polyphase_U0_HwReg_vfltCoeff_q0[3].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/ram_reg_0_63_3_3_i_1
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[3].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_i_14
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum35rjd20.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5ch0d
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnxb[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnlejbge5d0nd4edkp2rcbx2kgo5yui
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chz005dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsnbdrp2cgu52kgnxh2ki5chz00
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd5dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsabdrp2cgu52kgnxh2ki5chzzd
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pa
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_21_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/line_cnt_tc_i_21
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/A[13].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_i_4
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/addrb[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/word_count_reg[0].  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/in_fifo_reset_reg_1.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/in_fifo_reset_i_3
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/sof_early_i_reg_1.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/sof_late_i_reg
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_66_n_2.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/line_cnt_tc_i_66
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsitb[0].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g15205h5yr4pb_rewire
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsajtsmal5aryws[1].  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnjtsmal5aryws5eiqn5crtp4fea
INFO: [Physopt 32-662] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c25dpzm.  Did not re-place instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu52kgnxh2ki5ch0c2
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 18 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.281 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: fb9644d0

Time (s): cpu = 00:02:06 ; elapsed = 00:01:17 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 12 Rewire | Checksum: fb9644d0

Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedprx225pyum15rja was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum1n5yui was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfedpykictxzcejbcd was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt_reg_n_2_[5] was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsicdrp2eaejnr4eprd255dpzm was not replicated.
INFO: [Physopt 32-571] Net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedprx225pyum55rja was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 13 Critical Cell Optimization | Checksum: fb9644d0

Time (s): cpu = 00:02:07 ; elapsed = 00:01:18 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 12 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_4_reg_2972_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_1_reg_2897_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_5_reg_2992_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_5_reg_2987_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_reg_2877_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_4_reg_2967_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_3_reg_2952_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_6_reg_3007_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_2_reg_2932_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_3_reg_2937_reg. 30 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_6_reg_3012_reg. 30 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 12 cells. Created 360 new registers and deleted 0 existing register
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.281 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 14 DSP Register Optimization | Checksum: 1d58eee8b

Time (s): cpu = 00:02:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 1d58eee8b

Time (s): cpu = 00:02:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 1d58eee8b

Time (s): cpu = 00:02:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 1d58eee8b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 1d58eee8b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 1d58eee8b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 20 candidate nets for critical-pin optimization.
INFO: [Physopt 32-609] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum35rjd21[0].  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt_reg[2].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu5zcedprx225pyuna5rja.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/leqOp23_in.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 2 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.191 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 20 Critical Pin Optimization | Checksum: 15e706171

Time (s): cpu = 00:02:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/ap_NS_fsm5. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 5 nets. Created 10 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-0.191 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 21 Very High Fanout Optimization | Checksum: 159e11f05

Time (s): cpu = 00:02:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 159e11f05

Time (s): cpu = 00:02:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1573.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.095 | TNS=-0.191 |
Ending Physical Synthesis Task | Checksum: 21fe2699e
----- Checksum: : 15219b43c : cdc8b562 

Time (s): cpu = 00:02:44 ; elapsed = 00:01:45 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
963 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1573.492 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.492 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.492 ; gain = 0.000
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5f6c50b0 ConstDB: 0 ShapeSum: 1575fe7f RouteDB: cdc8b562

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5c28e359

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5c28e359

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5c28e359

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1573.492 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1995a9469

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.070 | TNS=-0.141 | WHS=-0.360 | THS=-841.772|

Phase 2 Router Initialization | Checksum: 2253ade3a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20246ab01

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 164fedadc

Time (s): cpu = 00:01:59 ; elapsed = 00:01:20 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-10.259| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1d5648c43

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1ea1bf38b

Time (s): cpu = 00:02:02 ; elapsed = 00:01:23 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 1bea102ac

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 1bea102ac

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1949d11a6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:32 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.276 | TNS=-5.473 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: c8e72cf6

Time (s): cpu = 00:02:14 ; elapsed = 00:01:32 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 157228810

Time (s): cpu = 00:02:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.2.2 GlobIterForTiming | Checksum: 10362e1e8

Time (s): cpu = 00:02:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.2 Global Iteration 1 | Checksum: 10362e1e8

Time (s): cpu = 00:02:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 19a677eb5

Time (s): cpu = 00:02:26 ; elapsed = 00:01:42 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.244 | TNS=-5.612 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 144483e6b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:42 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: c05557c6

Time (s): cpu = 00:02:29 ; elapsed = 00:01:45 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.3.2 GlobIterForTiming | Checksum: 2076e9ba2

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4.3 Global Iteration 2 | Checksum: 2076e9ba2

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 19d162cdc

Time (s): cpu = 00:02:38 ; elapsed = 00:01:51 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.342 | TNS=-7.109 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1dbf23358

Time (s): cpu = 00:02:38 ; elapsed = 00:01:51 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1dbf23358

Time (s): cpu = 00:02:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21a08b2b7

Time (s): cpu = 00:02:41 ; elapsed = 00:01:53 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.129 | TNS=-1.117 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 14863df86

Time (s): cpu = 00:02:42 ; elapsed = 00:01:54 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.015 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.3 Update Timing
Phase 5.1.3 Update Timing | Checksum: 118e9c797

Time (s): cpu = 00:02:43 ; elapsed = 00:01:55 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.015 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 118e9c797

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 118e9c797

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 1573.492 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 118e9c797

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: f4b03ba4

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.015 | WHS=0.016  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: c23d2736

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: d24058b4

Time (s): cpu = 00:02:56 ; elapsed = 00:02:03 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.015 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: d24058b4

Time (s): cpu = 00:02:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.51843 %
  Global Horizontal Routing Utilization  = 7.35184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y15 -> INT_L_X18Y15
Phase 8 Route finalize | Checksum: d24058b4

Time (s): cpu = 00:02:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: d24058b4

Time (s): cpu = 00:02:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b31857fe

Time (s): cpu = 00:03:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1573.492 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.121. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: 1b31857fe

Time (s): cpu = 00:03:46 ; elapsed = 00:02:39 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 110d75116

Time (s): cpu = 00:03:51 ; elapsed = 00:02:45 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1292cf53c

Time (s): cpu = 00:03:53 ; elapsed = 00:02:47 . Memory (MB): peak = 1573.492 ; gain = 0.000

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: d535c434

Time (s): cpu = 00:03:54 ; elapsed = 00:02:48 . Memory (MB): peak = 1573.492 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 137ed5bf3

Time (s): cpu = 00:04:19 ; elapsed = 00:03:02 . Memory (MB): peak = 1573.492 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-5.544 | WHS=-0.360 | THS=-836.561|

Phase 13 Router Initialization | Checksum: 1770b13a5

Time (s): cpu = 00:04:29 ; elapsed = 00:03:09 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 1201ebacb

Time (s): cpu = 00:04:30 ; elapsed = 00:03:09 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 1a4b31603

Time (s): cpu = 00:04:37 ; elapsed = 00:03:13 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.239 | TNS=-5.371 | WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 1a314506e

Time (s): cpu = 00:04:39 ; elapsed = 00:03:14 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 1fa09967c

Time (s): cpu = 00:04:41 ; elapsed = 00:03:16 . Memory (MB): peak = 1597.375 ; gain = 23.883
Phase 15.1.2 GlobIterForTiming | Checksum: 29248e520

Time (s): cpu = 00:04:42 ; elapsed = 00:03:17 . Memory (MB): peak = 1597.375 ; gain = 23.883
Phase 15.1 Global Iteration 0 | Checksum: 29248e520

Time (s): cpu = 00:04:42 ; elapsed = 00:03:17 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: 1dd7887ef

Time (s): cpu = 00:04:54 ; elapsed = 00:03:25 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.488 | TNS=-18.345| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1c006892b

Time (s): cpu = 00:04:54 ; elapsed = 00:03:25 . Memory (MB): peak = 1597.375 ; gain = 23.883
Phase 15 Rip-up And Reroute | Checksum: 1c006892b

Time (s): cpu = 00:04:54 ; elapsed = 00:03:25 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1831571e6

Time (s): cpu = 00:04:57 ; elapsed = 00:03:26 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.015 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.2 Update Timing
Phase 16.1.2 Update Timing | Checksum: 1f3b80a23

Time (s): cpu = 00:04:58 ; elapsed = 00:03:27 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.011 | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 1f3b80a23

Time (s): cpu = 00:04:58 ; elapsed = 00:03:28 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1f3b80a23

Time (s): cpu = 00:04:59 ; elapsed = 00:03:28 . Memory (MB): peak = 1597.375 ; gain = 23.883
Phase 16 Delay and Skew Optimization | Checksum: 1f3b80a23

Time (s): cpu = 00:04:59 ; elapsed = 00:03:28 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1bc60ca8b

Time (s): cpu = 00:05:02 ; elapsed = 00:03:30 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.011 | WHS=0.016  | THS=0.000  |

Phase 17 Post Hold Fix | Checksum: 15d437b41

Time (s): cpu = 00:05:02 ; elapsed = 00:03:30 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 15d11165f

Time (s): cpu = 00:05:10 ; elapsed = 00:03:35 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-1.011 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 15d11165f

Time (s): cpu = 00:05:10 ; elapsed = 00:03:35 . Memory (MB): peak = 1597.375 ; gain = 23.883

Phase 19 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.103 | TNS=-0.920 | WHS=0.018  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 19 Post Router Timing | Checksum: 138b30ca9

Time (s): cpu = 00:05:28 ; elapsed = 00:03:45 . Memory (MB): peak = 1597.375 ; gain = 23.883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:29 ; elapsed = 00:03:45 . Memory (MB): peak = 1597.375 ; gain = 23.883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
994 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:34 ; elapsed = 00:03:48 . Memory (MB): peak = 1597.375 ; gain = 23.883
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.375 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.375 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/hdmi_final/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/impl_1/scaler_to_vpss_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.375 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1597.375 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1597.375 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 222426d81
----- Checksum: : 16efc2142 : b3464c3f 

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1597.375 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1597.375 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.103 | TNS=-0.920 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum45rja
INFO: [Physopt 32-735] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum45rja. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.097 | TNS=-0.896 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd23[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4eptoh4g5te. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_reg_0.  Re-placed instance design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_4
INFO: [Physopt 32-735] Processed net design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.097 | TNS=-0.874 | WHS=0.018 | THS=0.000 |
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zceda[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum35rjd23[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4eptoh4g5te. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.097 | TNS=-0.874 | WHS=0.018 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 210fe4a80
----- Checksum: : 161b5cd0a : af487d76 

Time (s): cpu = 00:01:46 ; elapsed = 00:01:20 . Memory (MB): peak = 1597.375 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1597.375 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.097 | TNS=-0.874 | WHS=0.018 | THS=0.000 |
Ending Physical Synthesis Task | Checksum: 20936dfb7
----- Checksum: : 159ee6241 : af487d76 

Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 1597.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1033 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:25 . Memory (MB): peak = 1597.375 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.375 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.375 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1597.375 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_1_reg_1771_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_1_reg_1771_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_2_reg_1811_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_2_reg_1811_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_4_reg_1861_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_4_reg_1861_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_1_reg_1776_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_1_reg_1776_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_2_reg_1816_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_2_reg_1816_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_4_reg_1866_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_4_reg_1866_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_1_reg_1781_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_1_reg_1781_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_2_reg_1821_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_2_reg_1821_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_4_reg_1871_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_4_reg_1871_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_1_reg_2897_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_1_reg_2897_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_2_reg_2917_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_2_reg_2917_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_4_reg_2957_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_4_reg_2957_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_1_reg_2907_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_1_reg_2907_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_2_reg_2927_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_2_reg_2927_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_4_reg_2967_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_4_reg_2967_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_1_reg_2912_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_1_reg_2912_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_2_reg_2932_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_2_reg_2932_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_4_reg_2972_reg input design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_4_reg_2972_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2] input design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/mult_aRG/reg/needs_delay.shift_register_reg[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/v4_mac1.mult_aCr/mac_reg input design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/intcore/v4_mac1.mult_aCr/mac_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/intcore/mult_BCr/mac_reg input design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/intcore/mult_BCr/mac_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p output design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U35/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p output design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U35/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U51/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p output design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U51/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p output design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U26/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p output design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U26/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p output design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_1_reg_1771_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_1_reg_1771_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_3_reg_1846_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_3_reg_1846_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_1_reg_1776_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_1_reg_1776_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_3_reg_1851_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_3_reg_1851_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_reg_1751_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_reg_1751_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_1_reg_1781_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_1_reg_1781_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_3_reg_1856_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_3_reg_1856_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_reg_1756_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_reg_1756_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_reg_1746_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_reg_1746_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U35/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U35/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U51/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U51/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_1_reg_2897_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_1_reg_2897_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_3_reg_2937_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_3_reg_2937_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_1_reg_2907_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_1_reg_2907_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_3_reg_2947_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_3_reg_2947_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_reg_2887_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_reg_2887_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_1_reg_2912_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_1_reg_2912_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_3_reg_2952_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_3_reg_2952_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_reg_2892_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_reg_2892_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_reg_2877_reg multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_reg_2877_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U26/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U26/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p multiplier stage design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[10][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][10]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][3]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][4]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 210 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./scaler_to_vpss.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 1697.121 ; gain = 99.746
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 22:50:51 2017...
