<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cmpcireg.h source code [netbsd/sys/dev/pci/cmpcireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/cmpcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='cmpcireg.h.html'>cmpcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: cmpcireg.h,v 1.7 2005/12/11 12:22:48 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000, 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Takuya SHIOZAKI &lt;tshiozak@NetBSD.org&gt; .</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="11">11</th><td><i> * by ITOH Yasufumi.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="14">14</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="15">15</th><td><i> * are met:</i></td></tr>
<tr><th id="16">16</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="18">18</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="19">19</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="20">20</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="26">26</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="27">27</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="28">28</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="29">29</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="30">30</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="31">31</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="32">32</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* C-Media CMI8x38 Audio Chip Support */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_CMPCIREG_H_">_DEV_PCI_CMPCIREG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_CMPCIREG_H_" data-ref="_M/_DEV_PCI_CMPCIREG_H_">_DEV_PCI_CMPCIREG_H_</dfn> (1)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * PCI Configuration Registers</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CMPCI_PCI_IOBASEREG" data-ref="_M/CMPCI_PCI_IOBASEREG">CMPCI_PCI_IOBASEREG</dfn>	(PCI_MAPREG_START)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>/*</i></td></tr>
<tr><th id="49">49</th><td><i> * I/O Space</i></td></tr>
<tr><th id="50">50</th><td><i> */</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_FUNC_0" data-ref="_M/CMPCI_REG_FUNC_0">CMPCI_REG_FUNC_0</dfn>		0x00</u></td></tr>
<tr><th id="53">53</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_DIR" data-ref="_M/CMPCI_REG_CH0_DIR">CMPCI_REG_CH0_DIR</dfn>		0x00000001</u></td></tr>
<tr><th id="54">54</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_DIR" data-ref="_M/CMPCI_REG_CH1_DIR">CMPCI_REG_CH1_DIR</dfn>		0x00000002</u></td></tr>
<tr><th id="55">55</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_PAUSE" data-ref="_M/CMPCI_REG_CH0_PAUSE">CMPCI_REG_CH0_PAUSE</dfn>		0x00000004</u></td></tr>
<tr><th id="56">56</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_PAUSE" data-ref="_M/CMPCI_REG_CH1_PAUSE">CMPCI_REG_CH1_PAUSE</dfn>		0x00000008</u></td></tr>
<tr><th id="57">57</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_ENABLE" data-ref="_M/CMPCI_REG_CH0_ENABLE">CMPCI_REG_CH0_ENABLE</dfn>		0x00010000</u></td></tr>
<tr><th id="58">58</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_ENABLE" data-ref="_M/CMPCI_REG_CH1_ENABLE">CMPCI_REG_CH1_ENABLE</dfn>		0x00020000</u></td></tr>
<tr><th id="59">59</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_RESET" data-ref="_M/CMPCI_REG_CH0_RESET">CMPCI_REG_CH0_RESET</dfn>		0x00040000</u></td></tr>
<tr><th id="60">60</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_RESET" data-ref="_M/CMPCI_REG_CH1_RESET">CMPCI_REG_CH1_RESET</dfn>		0x00080000</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_FUNC_1" data-ref="_M/CMPCI_REG_FUNC_1">CMPCI_REG_FUNC_1</dfn>		0x04</u></td></tr>
<tr><th id="63">63</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_JOY_ENABLE" data-ref="_M/CMPCI_REG_JOY_ENABLE">CMPCI_REG_JOY_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="64">64</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_UART_ENABLE" data-ref="_M/CMPCI_REG_UART_ENABLE">CMPCI_REG_UART_ENABLE</dfn>		0x00000004</u></td></tr>
<tr><th id="65">65</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_LEGACY_ENABLE" data-ref="_M/CMPCI_REG_LEGACY_ENABLE">CMPCI_REG_LEGACY_ENABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="66">66</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_BREQ" data-ref="_M/CMPCI_REG_BREQ">CMPCI_REG_BREQ</dfn>		0x00000010</u></td></tr>
<tr><th id="67">67</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_MCBINTR_ENABLE" data-ref="_M/CMPCI_REG_MCBINTR_ENABLE">CMPCI_REG_MCBINTR_ENABLE</dfn>	0x00000020</u></td></tr>
<tr><th id="68">68</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIFOUT_DAC" data-ref="_M/CMPCI_REG_SPDIFOUT_DAC">CMPCI_REG_SPDIFOUT_DAC</dfn>	0x00000040</u></td></tr>
<tr><th id="69">69</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIF_LOOP" data-ref="_M/CMPCI_REG_SPDIF_LOOP">CMPCI_REG_SPDIF_LOOP</dfn>		0x00000080</u></td></tr>
<tr><th id="70">70</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIF0_ENABLE" data-ref="_M/CMPCI_REG_SPDIF0_ENABLE">CMPCI_REG_SPDIF0_ENABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="71">71</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIF1_ENABLE" data-ref="_M/CMPCI_REG_SPDIF1_ENABLE">CMPCI_REG_SPDIF1_ENABLE</dfn>	0x00000200</u></td></tr>
<tr><th id="72">72</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_DAC_FS_SHIFT" data-ref="_M/CMPCI_REG_DAC_FS_SHIFT">CMPCI_REG_DAC_FS_SHIFT</dfn>	10</u></td></tr>
<tr><th id="73">73</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_DAC_FS_MASK" data-ref="_M/CMPCI_REG_DAC_FS_MASK">CMPCI_REG_DAC_FS_MASK</dfn>		0x00000007</u></td></tr>
<tr><th id="74">74</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_ADC_FS_SHIFT" data-ref="_M/CMPCI_REG_ADC_FS_SHIFT">CMPCI_REG_ADC_FS_SHIFT</dfn>	13</u></td></tr>
<tr><th id="75">75</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_ADC_FS_MASK" data-ref="_M/CMPCI_REG_ADC_FS_MASK">CMPCI_REG_ADC_FS_MASK</dfn>		0x00000007</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_CHANNEL_FORMAT" data-ref="_M/CMPCI_REG_CHANNEL_FORMAT">CMPCI_REG_CHANNEL_FORMAT</dfn>	0x08</u></td></tr>
<tr><th id="78">78</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIN_PHASE" data-ref="_M/CMPCI_REG_SPDIN_PHASE">CMPCI_REG_SPDIN_PHASE</dfn>		0x80</u></td></tr>
<tr><th id="79">79</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_FORMAT_SHIFT" data-ref="_M/CMPCI_REG_CH0_FORMAT_SHIFT">CMPCI_REG_CH0_FORMAT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="80">80</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_FORMAT_MASK" data-ref="_M/CMPCI_REG_CH0_FORMAT_MASK">CMPCI_REG_CH0_FORMAT_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="81">81</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_FORMAT_SHIFT" data-ref="_M/CMPCI_REG_CH1_FORMAT_SHIFT">CMPCI_REG_CH1_FORMAT_SHIFT</dfn>	2</u></td></tr>
<tr><th id="82">82</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_FORMAT_MASK" data-ref="_M/CMPCI_REG_CH1_FORMAT_MASK">CMPCI_REG_CH1_FORMAT_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="83">83</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FORMAT_MONO" data-ref="_M/CMPCI_REG_FORMAT_MONO">CMPCI_REG_FORMAT_MONO</dfn>		0x00000000</u></td></tr>
<tr><th id="84">84</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FORMAT_STEREO" data-ref="_M/CMPCI_REG_FORMAT_STEREO">CMPCI_REG_FORMAT_STEREO</dfn>	0x00000001</u></td></tr>
<tr><th id="85">85</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FORMAT_8BIT" data-ref="_M/CMPCI_REG_FORMAT_8BIT">CMPCI_REG_FORMAT_8BIT</dfn>		0x00000000</u></td></tr>
<tr><th id="86">86</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FORMAT_16BIT" data-ref="_M/CMPCI_REG_FORMAT_16BIT">CMPCI_REG_FORMAT_16BIT</dfn>	0x00000002</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_INTR_CTRL" data-ref="_M/CMPCI_REG_INTR_CTRL">CMPCI_REG_INTR_CTRL</dfn>		0x0c</u></td></tr>
<tr><th id="89">89</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_INTR_ENABLE" data-ref="_M/CMPCI_REG_CH0_INTR_ENABLE">CMPCI_REG_CH0_INTR_ENABLE</dfn>	0x00010000</u></td></tr>
<tr><th id="90">90</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_INTR_ENABLE" data-ref="_M/CMPCI_REG_CH1_INTR_ENABLE">CMPCI_REG_CH1_INTR_ENABLE</dfn>	0x00020000</u></td></tr>
<tr><th id="91">91</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_TDMA_INTR_ENABLE" data-ref="_M/CMPCI_REG_TDMA_INTR_ENABLE">CMPCI_REG_TDMA_INTR_ENABLE</dfn>	0x00040000</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_INTR_STATUS" data-ref="_M/CMPCI_REG_INTR_STATUS">CMPCI_REG_INTR_STATUS</dfn>		0x10</u></td></tr>
<tr><th id="94">94</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_INTR" data-ref="_M/CMPCI_REG_CH0_INTR">CMPCI_REG_CH0_INTR</dfn>		0x00000001</u></td></tr>
<tr><th id="95">95</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_INTR" data-ref="_M/CMPCI_REG_CH1_INTR">CMPCI_REG_CH1_INTR</dfn>		0x00000002</u></td></tr>
<tr><th id="96">96</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH0_BUSY" data-ref="_M/CMPCI_REG_CH0_BUSY">CMPCI_REG_CH0_BUSY</dfn>		0x00000004</u></td></tr>
<tr><th id="97">97</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_CH1_BUSY" data-ref="_M/CMPCI_REG_CH1_BUSY">CMPCI_REG_CH1_BUSY</dfn>		0x00000008</u></td></tr>
<tr><th id="98">98</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_LEGACY_STEREO" data-ref="_M/CMPCI_REG_LEGACY_STEREO">CMPCI_REG_LEGACY_STEREO</dfn>	0x00000010</u></td></tr>
<tr><th id="99">99</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_LEGACY_HDMA" data-ref="_M/CMPCI_REG_LEGACY_HDMA">CMPCI_REG_LEGACY_HDMA</dfn>		0x00000020</u></td></tr>
<tr><th id="100">100</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_DMASTAT" data-ref="_M/CMPCI_REG_DMASTAT">CMPCI_REG_DMASTAT</dfn>		0x00000040</u></td></tr>
<tr><th id="101">101</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_XDO46" data-ref="_M/CMPCI_REG_XDO46">CMPCI_REG_XDO46</dfn>		0x00000080</u></td></tr>
<tr><th id="102">102</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_HTDMA_INTR" data-ref="_M/CMPCI_REG_HTDMA_INTR">CMPCI_REG_HTDMA_INTR</dfn>		0x00004000</u></td></tr>
<tr><th id="103">103</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_LTDMA_INTR" data-ref="_M/CMPCI_REG_LTDMA_INTR">CMPCI_REG_LTDMA_INTR</dfn>		0x00008000</u></td></tr>
<tr><th id="104">104</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_UART_INTR" data-ref="_M/CMPCI_REG_UART_INTR">CMPCI_REG_UART_INTR</dfn>		0x00010000</u></td></tr>
<tr><th id="105">105</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_MCB_INTR" data-ref="_M/CMPCI_REG_MCB_INTR">CMPCI_REG_MCB_INTR</dfn>		0x04000000</u></td></tr>
<tr><th id="106">106</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VCO" data-ref="_M/CMPCI_REG_VCO">CMPCI_REG_VCO</dfn>			0x08000000</u></td></tr>
<tr><th id="107">107</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_ANY_INTR" data-ref="_M/CMPCI_REG_ANY_INTR">CMPCI_REG_ANY_INTR</dfn>		0x80000000</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_LEGACY_CTRL" data-ref="_M/CMPCI_REG_LEGACY_CTRL">CMPCI_REG_LEGACY_CTRL</dfn>		0x14</u></td></tr>
<tr><th id="110">110</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_LEGACY_SPDIF_ENABLE" data-ref="_M/CMPCI_REG_LEGACY_SPDIF_ENABLE">CMPCI_REG_LEGACY_SPDIF_ENABLE</dfn>	0x00200000</u></td></tr>
<tr><th id="111">111</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIF_COPYRIGHT" data-ref="_M/CMPCI_REG_SPDIF_COPYRIGHT">CMPCI_REG_SPDIF_COPYRIGHT</dfn>	0x00400000</u></td></tr>
<tr><th id="112">112</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_XSPDIF_ENABLE" data-ref="_M/CMPCI_REG_XSPDIF_ENABLE">CMPCI_REG_XSPDIF_ENABLE</dfn>	0x00800000</u></td></tr>
<tr><th id="113">113</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FMSEL_SHIFT" data-ref="_M/CMPCI_REG_FMSEL_SHIFT">CMPCI_REG_FMSEL_SHIFT</dfn>		24</u></td></tr>
<tr><th id="114">114</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FMSEL_MASK" data-ref="_M/CMPCI_REG_FMSEL_MASK">CMPCI_REG_FMSEL_MASK</dfn>		0x00000003</u></td></tr>
<tr><th id="115">115</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VSBSEL_SHIFT" data-ref="_M/CMPCI_REG_VSBSEL_SHIFT">CMPCI_REG_VSBSEL_SHIFT</dfn>	26</u></td></tr>
<tr><th id="116">116</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VSBSEL_MASK" data-ref="_M/CMPCI_REG_VSBSEL_MASK">CMPCI_REG_VSBSEL_MASK</dfn>		0x00000003</u></td></tr>
<tr><th id="117">117</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VMPUSEL_SHIFT" data-ref="_M/CMPCI_REG_VMPUSEL_SHIFT">CMPCI_REG_VMPUSEL_SHIFT</dfn>	29</u></td></tr>
<tr><th id="118">118</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VMPUSEL_MASK" data-ref="_M/CMPCI_REG_VMPUSEL_MASK">CMPCI_REG_VMPUSEL_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_MISC" data-ref="_M/CMPCI_REG_MISC">CMPCI_REG_MISC</dfn>			0x18</u></td></tr>
<tr><th id="121">121</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_2ND_SPDIFIN" data-ref="_M/CMPCI_REG_2ND_SPDIFIN">CMPCI_REG_2ND_SPDIFIN</dfn>		0x00000100</u></td></tr>
<tr><th id="122">122</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIFOUT_48K" data-ref="_M/CMPCI_REG_SPDIFOUT_48K">CMPCI_REG_SPDIFOUT_48K</dfn>	0x00008000</u></td></tr>
<tr><th id="123">123</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FM_ENABLE" data-ref="_M/CMPCI_REG_FM_ENABLE">CMPCI_REG_FM_ENABLE</dfn>		0x00080000</u></td></tr>
<tr><th id="124">124</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDFLOOPI" data-ref="_M/CMPCI_REG_SPDFLOOPI">CMPCI_REG_SPDFLOOPI</dfn>		0x00100000</u></td></tr>
<tr><th id="125">125</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIF48K" data-ref="_M/CMPCI_REG_SPDIF48K">CMPCI_REG_SPDIF48K</dfn>		0x01000000</u></td></tr>
<tr><th id="126">126</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_5V" data-ref="_M/CMPCI_REG_5V">CMPCI_REG_5V</dfn>			0x02000000</u></td></tr>
<tr><th id="127">127</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_N4SPK3D" data-ref="_M/CMPCI_REG_N4SPK3D">CMPCI_REG_N4SPK3D</dfn>		0x04000000</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_SBDATA" data-ref="_M/CMPCI_REG_SBDATA">CMPCI_REG_SBDATA</dfn>		0x22</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_SBADDR" data-ref="_M/CMPCI_REG_SBADDR">CMPCI_REG_SBADDR</dfn>		0x23</u></td></tr>
<tr><th id="132">132</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_RESET" data-ref="_M/CMPCI_SB16_MIXER_RESET">CMPCI_SB16_MIXER_RESET</dfn>	0x00</u></td></tr>
<tr><th id="133">133</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_MASTER_L" data-ref="_M/CMPCI_SB16_MIXER_MASTER_L">CMPCI_SB16_MIXER_MASTER_L</dfn>	0x30</u></td></tr>
<tr><th id="134">134</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_MASTER_R" data-ref="_M/CMPCI_SB16_MIXER_MASTER_R">CMPCI_SB16_MIXER_MASTER_R</dfn>	0x31</u></td></tr>
<tr><th id="135">135</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_VOICE_L" data-ref="_M/CMPCI_SB16_MIXER_VOICE_L">CMPCI_SB16_MIXER_VOICE_L</dfn>	0x32</u></td></tr>
<tr><th id="136">136</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_VOICE_R" data-ref="_M/CMPCI_SB16_MIXER_VOICE_R">CMPCI_SB16_MIXER_VOICE_R</dfn>	0x33</u></td></tr>
<tr><th id="137">137</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_FM_L" data-ref="_M/CMPCI_SB16_MIXER_FM_L">CMPCI_SB16_MIXER_FM_L</dfn>		0x34</u></td></tr>
<tr><th id="138">138</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_FM_R" data-ref="_M/CMPCI_SB16_MIXER_FM_R">CMPCI_SB16_MIXER_FM_R</dfn>		0x35</u></td></tr>
<tr><th id="139">139</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_CDDA_L" data-ref="_M/CMPCI_SB16_MIXER_CDDA_L">CMPCI_SB16_MIXER_CDDA_L</dfn>	0x36</u></td></tr>
<tr><th id="140">140</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_CDDA_R" data-ref="_M/CMPCI_SB16_MIXER_CDDA_R">CMPCI_SB16_MIXER_CDDA_R</dfn>	0x37</u></td></tr>
<tr><th id="141">141</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_LINE_L" data-ref="_M/CMPCI_SB16_MIXER_LINE_L">CMPCI_SB16_MIXER_LINE_L</dfn>	0x38</u></td></tr>
<tr><th id="142">142</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_LINE_R" data-ref="_M/CMPCI_SB16_MIXER_LINE_R">CMPCI_SB16_MIXER_LINE_R</dfn>	0x39</u></td></tr>
<tr><th id="143">143</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_MIC" data-ref="_M/CMPCI_SB16_MIXER_MIC">CMPCI_SB16_MIXER_MIC</dfn>		0x3A</u></td></tr>
<tr><th id="144">144</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_VALBITS" data-ref="_M/CMPCI_SB16_MIXER_VALBITS">CMPCI_SB16_MIXER_VALBITS</dfn>		5</u></td></tr>
<tr><th id="145">145</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_SPEAKER" data-ref="_M/CMPCI_SB16_MIXER_SPEAKER">CMPCI_SB16_MIXER_SPEAKER</dfn>	0x3B</u></td></tr>
<tr><th id="146">146</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_SPEAKER_VALBITS" data-ref="_M/CMPCI_SB16_MIXER_SPEAKER_VALBITS">CMPCI_SB16_MIXER_SPEAKER_VALBITS</dfn>	2</u></td></tr>
<tr><th id="147">147</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_OUTMIX" data-ref="_M/CMPCI_SB16_MIXER_OUTMIX">CMPCI_SB16_MIXER_OUTMIX</dfn>	0x3C</u></td></tr>
<tr><th id="148">148</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_MIC" data-ref="_M/CMPCI_SB16_SW_MIC">CMPCI_SB16_SW_MIC</dfn>		0x01</u></td></tr>
<tr><th id="149">149</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_CD_R" data-ref="_M/CMPCI_SB16_SW_CD_R">CMPCI_SB16_SW_CD_R</dfn>		0x02</u></td></tr>
<tr><th id="150">150</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_CD_L" data-ref="_M/CMPCI_SB16_SW_CD_L">CMPCI_SB16_SW_CD_L</dfn>		0x04</u></td></tr>
<tr><th id="151">151</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_CD" data-ref="_M/CMPCI_SB16_SW_CD">CMPCI_SB16_SW_CD</dfn>		(CMPCI_SB16_SW_CD_L|CMPCI_SB16_SW_CD_R)</u></td></tr>
<tr><th id="152">152</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_LINE_R" data-ref="_M/CMPCI_SB16_SW_LINE_R">CMPCI_SB16_SW_LINE_R</dfn>	0x08</u></td></tr>
<tr><th id="153">153</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_LINE_L" data-ref="_M/CMPCI_SB16_SW_LINE_L">CMPCI_SB16_SW_LINE_L</dfn>	0x10</u></td></tr>
<tr><th id="154">154</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_LINE" data-ref="_M/CMPCI_SB16_SW_LINE">CMPCI_SB16_SW_LINE</dfn>	(CMPCI_SB16_SW_LINE_L|CMPCI_SB16_SW_LINE_R)</u></td></tr>
<tr><th id="155">155</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_FM_R" data-ref="_M/CMPCI_SB16_SW_FM_R">CMPCI_SB16_SW_FM_R</dfn>		0x20</u></td></tr>
<tr><th id="156">156</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_FM_L" data-ref="_M/CMPCI_SB16_SW_FM_L">CMPCI_SB16_SW_FM_L</dfn>		0x40</u></td></tr>
<tr><th id="157">157</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_SW_FM" data-ref="_M/CMPCI_SB16_SW_FM">CMPCI_SB16_SW_FM</dfn>		(CMPCI_SB16_SW_FM_L|CMPCI_SB16_SW_FM_R)</u></td></tr>
<tr><th id="158">158</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_ADCMIX_L" data-ref="_M/CMPCI_SB16_MIXER_ADCMIX_L">CMPCI_SB16_MIXER_ADCMIX_L</dfn>	0x3D</u></td></tr>
<tr><th id="159">159</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_ADCMIX_R" data-ref="_M/CMPCI_SB16_MIXER_ADCMIX_R">CMPCI_SB16_MIXER_ADCMIX_R</dfn>	0x3E</u></td></tr>
<tr><th id="160">160</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_FM_SRC_R" data-ref="_M/CMPCI_SB16_MIXER_FM_SRC_R">CMPCI_SB16_MIXER_FM_SRC_R</dfn>	0x20</u></td></tr>
<tr><th id="161">161</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_LINE_SRC_R" data-ref="_M/CMPCI_SB16_MIXER_LINE_SRC_R">CMPCI_SB16_MIXER_LINE_SRC_R</dfn>	0x08</u></td></tr>
<tr><th id="162">162</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_CD_SRC_R" data-ref="_M/CMPCI_SB16_MIXER_CD_SRC_R">CMPCI_SB16_MIXER_CD_SRC_R</dfn>	0x02</u></td></tr>
<tr><th id="163">163</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_MIC_SRC" data-ref="_M/CMPCI_SB16_MIXER_MIC_SRC">CMPCI_SB16_MIXER_MIC_SRC</dfn>	0x01</u></td></tr>
<tr><th id="164">164</th><td><u>#    define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_SRC_R_TO_L" data-ref="_M/CMPCI_SB16_MIXER_SRC_R_TO_L">CMPCI_SB16_MIXER_SRC_R_TO_L</dfn>(v)	((v) &lt;&lt; 1)</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_SB16_MIXER_L_TO_R" data-ref="_M/CMPCI_SB16_MIXER_L_TO_R">CMPCI_SB16_MIXER_L_TO_R</dfn>(addr) ((addr)+1)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_ADJUST_MIC_GAIN" data-ref="_M/CMPCI_ADJUST_MIC_GAIN">CMPCI_ADJUST_MIC_GAIN</dfn>(sc, x)	cmpci_adjust((x), 0xf8)</u></td></tr>
<tr><th id="169">169</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_ADJUST_GAIN" data-ref="_M/CMPCI_ADJUST_GAIN">CMPCI_ADJUST_GAIN</dfn>(sc, x)	cmpci_adjust((x), 0xf8)</u></td></tr>
<tr><th id="170">170</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_ADJUST_2_GAIN" data-ref="_M/CMPCI_ADJUST_2_GAIN">CMPCI_ADJUST_2_GAIN</dfn>(sc, x)	cmpci_adjust((x), 0xc0)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_MIXER24" data-ref="_M/CMPCI_REG_MIXER24">CMPCI_REG_MIXER24</dfn>		0x24</u></td></tr>
<tr><th id="173">173</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SPDIN_MONITOR" data-ref="_M/CMPCI_REG_SPDIN_MONITOR">CMPCI_REG_SPDIN_MONITOR</dfn>	0x01</u></td></tr>
<tr><th id="174">174</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_SURROUND" data-ref="_M/CMPCI_REG_SURROUND">CMPCI_REG_SURROUND</dfn>		0x02</u></td></tr>
<tr><th id="175">175</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_INDIVIDUAL" data-ref="_M/CMPCI_REG_INDIVIDUAL">CMPCI_REG_INDIVIDUAL</dfn>		0x20</u></td></tr>
<tr><th id="176">176</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_REVERSE_FR" data-ref="_M/CMPCI_REG_REVERSE_FR">CMPCI_REG_REVERSE_FR</dfn>		0x10</u></td></tr>
<tr><th id="177">177</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_FMMUTE" data-ref="_M/CMPCI_REG_FMMUTE">CMPCI_REG_FMMUTE</dfn>		0x80</u></td></tr>
<tr><th id="178">178</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_WSMUTE" data-ref="_M/CMPCI_REG_WSMUTE">CMPCI_REG_WSMUTE</dfn>		0x40</u></td></tr>
<tr><th id="179">179</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_WAVEINL" data-ref="_M/CMPCI_REG_WAVEINL">CMPCI_REG_WAVEINL</dfn>		0x08</u></td></tr>
<tr><th id="180">180</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_WAVEINR" data-ref="_M/CMPCI_REG_WAVEINR">CMPCI_REG_WAVEINR</dfn>		0x04</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_MIXER25" data-ref="_M/CMPCI_REG_MIXER25">CMPCI_REG_MIXER25</dfn>		0x25</u></td></tr>
<tr><th id="183">183</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_RAUXREN" data-ref="_M/CMPCI_REG_RAUXREN">CMPCI_REG_RAUXREN</dfn>		0x80</u></td></tr>
<tr><th id="184">184</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_RAUXLEN" data-ref="_M/CMPCI_REG_RAUXLEN">CMPCI_REG_RAUXLEN</dfn>		0x40</u></td></tr>
<tr><th id="185">185</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VAUXRM" data-ref="_M/CMPCI_REG_VAUXRM">CMPCI_REG_VAUXRM</dfn>		0x20	/* 0: mute, 1: unmute */</u></td></tr>
<tr><th id="186">186</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VAUXLM" data-ref="_M/CMPCI_REG_VAUXLM">CMPCI_REG_VAUXLM</dfn>		0x10</u></td></tr>
<tr><th id="187">187</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_VADMIC" data-ref="_M/CMPCI_REG_VADMIC">CMPCI_REG_VADMIC</dfn>		0x0E</u></td></tr>
<tr><th id="188">188</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_MICGAINZ" data-ref="_M/CMPCI_REG_MICGAINZ">CMPCI_REG_MICGAINZ</dfn>		0x01	/* 1: disable preamp */</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_ADJUST_ADMIC_GAIN" data-ref="_M/CMPCI_ADJUST_ADMIC_GAIN">CMPCI_ADJUST_ADMIC_GAIN</dfn>(sc, x)	(cmpci_adjust((x), 0xe0) &gt;&gt; 5)</u></td></tr>
<tr><th id="191">191</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_ADMIC_VALBITS" data-ref="_M/CMPCI_REG_ADMIC_VALBITS">CMPCI_REG_ADMIC_VALBITS</dfn>	3</u></td></tr>
<tr><th id="192">192</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_ADMIC_MASK" data-ref="_M/CMPCI_REG_ADMIC_MASK">CMPCI_REG_ADMIC_MASK</dfn>		0x07</u></td></tr>
<tr><th id="193">193</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_ADMIC_SHIFT" data-ref="_M/CMPCI_REG_ADMIC_SHIFT">CMPCI_REG_ADMIC_SHIFT</dfn>		0x01</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* Note that the doc tells a lie */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_MIXER_AUX" data-ref="_M/CMPCI_REG_MIXER_AUX">CMPCI_REG_MIXER_AUX</dfn>		0x26</u></td></tr>
<tr><th id="197">197</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_ADJUST_AUX_GAIN" data-ref="_M/CMPCI_ADJUST_AUX_GAIN">CMPCI_ADJUST_AUX_GAIN</dfn>(sc, l, r)	\</u></td></tr>
<tr><th id="198">198</th><td><u>	(cmpci_adjust((l), 0xc0) &gt;&gt; 4 | cmpci_adjust((r), 0xc0))</u></td></tr>
<tr><th id="199">199</th><td><u>#  define <dfn class="macro" id="_M/CMPCI_REG_AUX_VALBITS" data-ref="_M/CMPCI_REG_AUX_VALBITS">CMPCI_REG_AUX_VALBITS</dfn>	4</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_MPU_BASE" data-ref="_M/CMPCI_REG_MPU_BASE">CMPCI_REG_MPU_BASE</dfn>		0x40</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_MPU_SIZE" data-ref="_M/CMPCI_REG_MPU_SIZE">CMPCI_REG_MPU_SIZE</dfn>		0x10</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_FM_BASE" data-ref="_M/CMPCI_REG_FM_BASE">CMPCI_REG_FM_BASE</dfn>		0x50</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_FM_SIZE" data-ref="_M/CMPCI_REG_FM_SIZE">CMPCI_REG_FM_SIZE</dfn>		0x10</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_DMA0_BASE" data-ref="_M/CMPCI_REG_DMA0_BASE">CMPCI_REG_DMA0_BASE</dfn>		0x80</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_DMA0_BYTES" data-ref="_M/CMPCI_REG_DMA0_BYTES">CMPCI_REG_DMA0_BYTES</dfn>		0x84</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_DMA0_SAMPLES" data-ref="_M/CMPCI_REG_DMA0_SAMPLES">CMPCI_REG_DMA0_SAMPLES</dfn>		0x86</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_DMA1_BASE" data-ref="_M/CMPCI_REG_DMA1_BASE">CMPCI_REG_DMA1_BASE</dfn>		0x88</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_DMA1_BYTES" data-ref="_M/CMPCI_REG_DMA1_BYTES">CMPCI_REG_DMA1_BYTES</dfn>		0x8C</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_DMA1_SAMPLES" data-ref="_M/CMPCI_REG_DMA1_SAMPLES">CMPCI_REG_DMA1_SAMPLES</dfn>		0x8E</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* sample rate */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_5512" data-ref="_M/CMPCI_REG_RATE_5512">CMPCI_REG_RATE_5512</dfn>		0</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_11025" data-ref="_M/CMPCI_REG_RATE_11025">CMPCI_REG_RATE_11025</dfn>		1</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_22050" data-ref="_M/CMPCI_REG_RATE_22050">CMPCI_REG_RATE_22050</dfn>		2</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_44100" data-ref="_M/CMPCI_REG_RATE_44100">CMPCI_REG_RATE_44100</dfn>		3</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_8000" data-ref="_M/CMPCI_REG_RATE_8000">CMPCI_REG_RATE_8000</dfn>		4</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_16000" data-ref="_M/CMPCI_REG_RATE_16000">CMPCI_REG_RATE_16000</dfn>		5</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_32000" data-ref="_M/CMPCI_REG_RATE_32000">CMPCI_REG_RATE_32000</dfn>		6</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_RATE_48000" data-ref="_M/CMPCI_REG_RATE_48000">CMPCI_REG_RATE_48000</dfn>		7</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/CMPCI_REG_NUMRATE" data-ref="_M/CMPCI_REG_NUMRATE">CMPCI_REG_NUMRATE</dfn>		8</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#<span data-ppcond="38">endif</span> /* _DEV_PCI_CMPCIREG_H_ */</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/* end of file */</i></td></tr>
<tr><th id="228">228</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cmpci.c.html'>netbsd/sys/dev/pci/cmpci.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
