// Seed: 2306548600
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input wand id_6,
    output tri1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11
);
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    output wand  id_2
);
  always @(posedge (id_1) or posedge id_1) begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
