-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel is
generic (
    C_M_AXI_A_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_A_ID_WIDTH : INTEGER := 1;
    C_M_AXI_A_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_A_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_C_ID_WIDTH : INTEGER := 1;
    C_M_AXI_C_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_C_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_C_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_A_USER_VALUE : INTEGER := 0;
    C_M_AXI_A_PROT_VALUE : INTEGER := 0;
    C_M_AXI_A_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_C_USER_VALUE : INTEGER := 0;
    C_M_AXI_C_PROT_VALUE : INTEGER := 0;
    C_M_AXI_C_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_A_AWVALID : OUT STD_LOGIC;
    m_axi_A_AWREADY : IN STD_LOGIC;
    m_axi_A_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ADDR_WIDTH-1 downto 0);
    m_axi_A_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_AWUSER_WIDTH-1 downto 0);
    m_axi_A_WVALID : OUT STD_LOGIC;
    m_axi_A_WREADY : IN STD_LOGIC;
    m_axi_A_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH-1 downto 0);
    m_axi_A_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH/8-1 downto 0);
    m_axi_A_WLAST : OUT STD_LOGIC;
    m_axi_A_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_WUSER_WIDTH-1 downto 0);
    m_axi_A_ARVALID : OUT STD_LOGIC;
    m_axi_A_ARREADY : IN STD_LOGIC;
    m_axi_A_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ADDR_WIDTH-1 downto 0);
    m_axi_A_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_A_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_A_ARUSER_WIDTH-1 downto 0);
    m_axi_A_RVALID : IN STD_LOGIC;
    m_axi_A_RREADY : OUT STD_LOGIC;
    m_axi_A_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_A_DATA_WIDTH-1 downto 0);
    m_axi_A_RLAST : IN STD_LOGIC;
    m_axi_A_RID : IN STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_RUSER_WIDTH-1 downto 0);
    m_axi_A_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BVALID : IN STD_LOGIC;
    m_axi_A_BREADY : OUT STD_LOGIC;
    m_axi_A_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BID : IN STD_LOGIC_VECTOR (C_M_AXI_A_ID_WIDTH-1 downto 0);
    m_axi_A_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_A_BUSER_WIDTH-1 downto 0);
    m_axi_C_AWVALID : OUT STD_LOGIC;
    m_axi_C_AWREADY : IN STD_LOGIC;
    m_axi_C_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ADDR_WIDTH-1 downto 0);
    m_axi_C_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_AWUSER_WIDTH-1 downto 0);
    m_axi_C_WVALID : OUT STD_LOGIC;
    m_axi_C_WREADY : IN STD_LOGIC;
    m_axi_C_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH-1 downto 0);
    m_axi_C_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH/8-1 downto 0);
    m_axi_C_WLAST : OUT STD_LOGIC;
    m_axi_C_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_WUSER_WIDTH-1 downto 0);
    m_axi_C_ARVALID : OUT STD_LOGIC;
    m_axi_C_ARREADY : IN STD_LOGIC;
    m_axi_C_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ADDR_WIDTH-1 downto 0);
    m_axi_C_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_C_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_C_ARUSER_WIDTH-1 downto 0);
    m_axi_C_RVALID : IN STD_LOGIC;
    m_axi_C_RREADY : OUT STD_LOGIC;
    m_axi_C_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_C_DATA_WIDTH-1 downto 0);
    m_axi_C_RLAST : IN STD_LOGIC;
    m_axi_C_RID : IN STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_RUSER_WIDTH-1 downto 0);
    m_axi_C_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_BVALID : IN STD_LOGIC;
    m_axi_C_BREADY : OUT STD_LOGIC;
    m_axi_C_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_BID : IN STD_LOGIC_VECTOR (C_M_AXI_C_ID_WIDTH-1 downto 0);
    m_axi_C_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_C_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of top_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=70448,HLS_SYN_TPT=none,HLS_SYN_MEM=72,HLS_SYN_DSP=0,HLS_SYN_FF=18605,HLS_SYN_LUT=18523,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (24 downto 0) := "0000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (24 downto 0) := "0000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (24 downto 0) := "0000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (24 downto 0) := "0001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (24 downto 0) := "0010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv64_4000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv25_4000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal A_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal C_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal A_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal C_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal C_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal C_DRAM_read_reg_2009 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_2852 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln63_fu_1385_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln63_reg_2866 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_2_fu_1389_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_reg_2871 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_3196 : STD_LOGIC_VECTOR (61 downto 0);
    signal denom_1_fu_1727_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_1_reg_3202 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal A_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal A_1_ce0 : STD_LOGIC;
    signal A_1_we0 : STD_LOGIC;
    signal A_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_1_36_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal C_1_36_ce0 : STD_LOGIC;
    signal C_1_36_we0 : STD_LOGIC;
    signal C_1_36_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_1_36_ce1 : STD_LOGIC;
    signal C_1_36_we1 : STD_LOGIC;
    signal C_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal C_1_ce0 : STD_LOGIC;
    signal C_1_we0 : STD_LOGIC;
    signal C_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_1_ce1 : STD_LOGIC;
    signal C_1_we1 : STD_LOGIC;
    signal row_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_buf_ce0 : STD_LOGIC;
    signal row_buf_we0 : STD_LOGIC;
    signal row_buf_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal row_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_buf_1_ce0 : STD_LOGIC;
    signal row_buf_1_we0 : STD_LOGIC;
    signal row_buf_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal row_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_buf_2_ce0 : STD_LOGIC;
    signal row_buf_2_we0 : STD_LOGIC;
    signal row_buf_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal row_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_buf_3_ce0 : STD_LOGIC;
    signal row_buf_3_we0 : STD_LOGIC;
    signal row_buf_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WLAST : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_RREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_BREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_p_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_p_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_63_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_63_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_62_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_62_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_61_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_61_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_60_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_60_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_59_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_59_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_58_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_58_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_57_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_57_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_56_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_56_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_55_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_55_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_54_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_54_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_53_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_53_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_52_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_52_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_51_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_51_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_50_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_50_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_49_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_49_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_48_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_48_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_47_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_47_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_46_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_46_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_45_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_45_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_44_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_44_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_43_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_43_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_42_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_42_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_41_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_41_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_40_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_40_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_39_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_39_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_38_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_38_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_37_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_37_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_36_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_36_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_35_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_35_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_34_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_34_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_33_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_33_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_32_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_32_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_31_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_31_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_30_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_30_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_29_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_29_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_28_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_28_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_27_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_27_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_26_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_26_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_25_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_25_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_24_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_24_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_23_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_23_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_22_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_22_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_21_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_21_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_20_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_20_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_19_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_19_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_18_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_18_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_17_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_17_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_16_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_16_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_15_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_15_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_14_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_14_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_13_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_13_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_12_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_12_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_11_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_11_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_10_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_10_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_9_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_9_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_8_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_8_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_7_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_7_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_6_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_6_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_5_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_5_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_4_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_4_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_3_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_3_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_2_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_2_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_1_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_1_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_3_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_3_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_7_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_7_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_11_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_11_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_15_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_15_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_19_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_19_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_23_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_23_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_27_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_27_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_31_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_31_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_35_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_35_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_39_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_39_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_43_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_43_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_47_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_47_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_51_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_51_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_55_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_55_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_59_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_59_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_63_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_63_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_2_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_2_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_6_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_6_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_10_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_10_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_14_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_14_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_18_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_18_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_22_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_22_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_26_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_26_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_30_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_30_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_34_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_34_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_38_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_38_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_42_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_42_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_46_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_46_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_50_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_50_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_54_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_54_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_58_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_58_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_62_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_62_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_1_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_5_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_5_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_9_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_9_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_13_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_13_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_17_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_17_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_21_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_21_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_25_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_25_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_29_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_29_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_33_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_33_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_37_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_37_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_41_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_41_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_45_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_45_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_49_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_49_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_53_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_53_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_57_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_57_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_61_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_61_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_60_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_60_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_56_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_56_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_52_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_52_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_48_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_48_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_44_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_44_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_40_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_40_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_36_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_36_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_32_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_32_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_28_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_28_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_24_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_24_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_20_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_20_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_16_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_16_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_12_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_12_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_8_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_8_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_4_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_4_o_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WLAST : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARVALID : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_RREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_BREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_ce0 : STD_LOGIC;
    signal A_0_AWREADY : STD_LOGIC;
    signal A_0_WREADY : STD_LOGIC;
    signal A_0_ARVALID : STD_LOGIC;
    signal A_0_ARREADY : STD_LOGIC;
    signal A_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal A_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_RVALID : STD_LOGIC;
    signal A_0_RREADY : STD_LOGIC;
    signal A_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal A_0_BVALID : STD_LOGIC;
    signal C_0_AWVALID : STD_LOGIC;
    signal C_0_AWREADY : STD_LOGIC;
    signal C_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_WVALID : STD_LOGIC;
    signal C_0_WREADY : STD_LOGIC;
    signal C_0_ARREADY : STD_LOGIC;
    signal C_0_RVALID : STD_LOGIC;
    signal C_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal C_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal C_0_BVALID : STD_LOGIC;
    signal C_0_BREADY : STD_LOGIC;
    signal grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln63_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start_reg : STD_LOGIC := '0';
    signal col_sum_3_fu_430 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal col_sum_7_fu_446 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_11_fu_462 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_15_fu_478 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_19_fu_494 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_23_fu_510 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_27_fu_526 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_31_fu_542 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_35_fu_558 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_39_fu_574 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_43_fu_590 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_47_fu_606 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_51_fu_622 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_55_fu_638 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_59_fu_654 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_63_fu_670 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_2_fu_426 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_6_fu_442 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_10_fu_458 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_14_fu_474 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_18_fu_490 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_22_fu_506 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_26_fu_522 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_30_fu_538 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_34_fu_554 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_38_fu_570 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_42_fu_586 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_46_fu_602 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_50_fu_618 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_54_fu_634 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_58_fu_650 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_62_fu_666 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_1_fu_422 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_5_fu_438 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_9_fu_454 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_13_fu_470 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_17_fu_486 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_21_fu_502 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_25_fu_518 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_29_fu_534 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_33_fu_550 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_37_fu_566 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_41_fu_582 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_45_fu_598 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_49_fu_614 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_53_fu_630 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_57_fu_646 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_61_fu_662 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_fu_418 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_60_fu_658 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_56_fu_642 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_52_fu_626 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_48_fu_610 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_44_fu_594 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_40_fu_578 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_36_fu_562 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_32_fu_546 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_28_fu_530 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_24_fu_514 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_20_fu_498 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_16_fu_482 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_12_fu_466 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_8_fu_450 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal col_sum_4_fu_434 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal sext_ln33_fu_1360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln114_fu_1992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_126 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln63_fu_1379_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln75_fu_1671_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln75_fu_1675_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_fu_1681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_1_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln75_fu_1719_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_fu_1689_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_A_0_AWVALID : OUT STD_LOGIC;
        m_axi_A_0_AWREADY : IN STD_LOGIC;
        m_axi_A_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_WVALID : OUT STD_LOGIC;
        m_axi_A_0_WREADY : IN STD_LOGIC;
        m_axi_A_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_WLAST : OUT STD_LOGIC;
        m_axi_A_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_ARVALID : OUT STD_LOGIC;
        m_axi_A_0_ARREADY : IN STD_LOGIC;
        m_axi_A_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_RVALID : IN STD_LOGIC;
        m_axi_A_0_RREADY : OUT STD_LOGIC;
        m_axi_A_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_0_RLAST : IN STD_LOGIC;
        m_axi_A_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_A_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_BVALID : IN STD_LOGIC;
        m_axi_A_0_BREADY : OUT STD_LOGIC;
        m_axi_A_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln33 : IN STD_LOGIC_VECTOR (61 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_we0 : OUT STD_LOGIC;
        A_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln69 : IN STD_LOGIC_VECTOR (13 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        row_buf_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_3_ce0 : OUT STD_LOGIC;
        row_buf_3_we0 : OUT STD_LOGIC;
        row_buf_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        row_buf_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_2_ce0 : OUT STD_LOGIC;
        row_buf_2_we0 : OUT STD_LOGIC;
        row_buf_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        row_buf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_1_ce0 : OUT STD_LOGIC;
        row_buf_1_we0 : OUT STD_LOGIC;
        row_buf_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        row_buf_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_ce0 : OUT STD_LOGIC;
        row_buf_we0 : OUT STD_LOGIC;
        row_buf_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_load : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_load : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_63_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_63_out_ap_vld : OUT STD_LOGIC;
        scale_62_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_62_out_ap_vld : OUT STD_LOGIC;
        scale_61_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_61_out_ap_vld : OUT STD_LOGIC;
        scale_60_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_60_out_ap_vld : OUT STD_LOGIC;
        scale_59_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_59_out_ap_vld : OUT STD_LOGIC;
        scale_58_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_58_out_ap_vld : OUT STD_LOGIC;
        scale_57_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_57_out_ap_vld : OUT STD_LOGIC;
        scale_56_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_56_out_ap_vld : OUT STD_LOGIC;
        scale_55_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_55_out_ap_vld : OUT STD_LOGIC;
        scale_54_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_54_out_ap_vld : OUT STD_LOGIC;
        scale_53_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_53_out_ap_vld : OUT STD_LOGIC;
        scale_52_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_52_out_ap_vld : OUT STD_LOGIC;
        scale_51_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_51_out_ap_vld : OUT STD_LOGIC;
        scale_50_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_50_out_ap_vld : OUT STD_LOGIC;
        scale_49_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_49_out_ap_vld : OUT STD_LOGIC;
        scale_48_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_48_out_ap_vld : OUT STD_LOGIC;
        scale_47_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_47_out_ap_vld : OUT STD_LOGIC;
        scale_46_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_46_out_ap_vld : OUT STD_LOGIC;
        scale_45_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_45_out_ap_vld : OUT STD_LOGIC;
        scale_44_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_44_out_ap_vld : OUT STD_LOGIC;
        scale_43_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_43_out_ap_vld : OUT STD_LOGIC;
        scale_42_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_42_out_ap_vld : OUT STD_LOGIC;
        scale_41_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_41_out_ap_vld : OUT STD_LOGIC;
        scale_40_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_40_out_ap_vld : OUT STD_LOGIC;
        scale_39_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_39_out_ap_vld : OUT STD_LOGIC;
        scale_38_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_38_out_ap_vld : OUT STD_LOGIC;
        scale_37_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_37_out_ap_vld : OUT STD_LOGIC;
        scale_36_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_36_out_ap_vld : OUT STD_LOGIC;
        scale_35_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_35_out_ap_vld : OUT STD_LOGIC;
        scale_34_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_34_out_ap_vld : OUT STD_LOGIC;
        scale_33_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_33_out_ap_vld : OUT STD_LOGIC;
        scale_32_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_32_out_ap_vld : OUT STD_LOGIC;
        scale_31_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_31_out_ap_vld : OUT STD_LOGIC;
        scale_30_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_30_out_ap_vld : OUT STD_LOGIC;
        scale_29_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_29_out_ap_vld : OUT STD_LOGIC;
        scale_28_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_28_out_ap_vld : OUT STD_LOGIC;
        scale_27_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_27_out_ap_vld : OUT STD_LOGIC;
        scale_26_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_26_out_ap_vld : OUT STD_LOGIC;
        scale_25_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_25_out_ap_vld : OUT STD_LOGIC;
        scale_24_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_24_out_ap_vld : OUT STD_LOGIC;
        scale_23_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_23_out_ap_vld : OUT STD_LOGIC;
        scale_22_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_22_out_ap_vld : OUT STD_LOGIC;
        scale_21_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_21_out_ap_vld : OUT STD_LOGIC;
        scale_20_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_20_out_ap_vld : OUT STD_LOGIC;
        scale_19_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_19_out_ap_vld : OUT STD_LOGIC;
        scale_18_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_18_out_ap_vld : OUT STD_LOGIC;
        scale_17_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_17_out_ap_vld : OUT STD_LOGIC;
        scale_16_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_16_out_ap_vld : OUT STD_LOGIC;
        scale_15_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_15_out_ap_vld : OUT STD_LOGIC;
        scale_14_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_14_out_ap_vld : OUT STD_LOGIC;
        scale_13_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_13_out_ap_vld : OUT STD_LOGIC;
        scale_12_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_12_out_ap_vld : OUT STD_LOGIC;
        scale_11_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_11_out_ap_vld : OUT STD_LOGIC;
        scale_10_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_10_out_ap_vld : OUT STD_LOGIC;
        scale_9_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_9_out_ap_vld : OUT STD_LOGIC;
        scale_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_8_out_ap_vld : OUT STD_LOGIC;
        scale_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_7_out_ap_vld : OUT STD_LOGIC;
        scale_6_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_6_out_ap_vld : OUT STD_LOGIC;
        scale_5_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_5_out_ap_vld : OUT STD_LOGIC;
        scale_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_4_out_ap_vld : OUT STD_LOGIC;
        scale_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_3_out_ap_vld : OUT STD_LOGIC;
        scale_2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_2_out_ap_vld : OUT STD_LOGIC;
        scale_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_1_out_ap_vld : OUT STD_LOGIC;
        scale_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_sum_3_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_3_o_ap_vld : OUT STD_LOGIC;
        row_buf_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_3_ce0 : OUT STD_LOGIC;
        row_buf_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        conv_i347 : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_7_o_ap_vld : OUT STD_LOGIC;
        col_sum_11_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_11_o_ap_vld : OUT STD_LOGIC;
        col_sum_15_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_15_o_ap_vld : OUT STD_LOGIC;
        col_sum_19_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_19_o_ap_vld : OUT STD_LOGIC;
        col_sum_23_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_23_o_ap_vld : OUT STD_LOGIC;
        col_sum_27_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_27_o_ap_vld : OUT STD_LOGIC;
        col_sum_31_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_31_o_ap_vld : OUT STD_LOGIC;
        col_sum_35_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_35_o_ap_vld : OUT STD_LOGIC;
        col_sum_39_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_39_o_ap_vld : OUT STD_LOGIC;
        col_sum_43_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_43_o_ap_vld : OUT STD_LOGIC;
        col_sum_47_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_47_o_ap_vld : OUT STD_LOGIC;
        col_sum_51_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_51_o_ap_vld : OUT STD_LOGIC;
        col_sum_55_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_55_o_ap_vld : OUT STD_LOGIC;
        col_sum_59_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_59_o_ap_vld : OUT STD_LOGIC;
        col_sum_63_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_63_o_ap_vld : OUT STD_LOGIC;
        col_sum_2_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_2_o_ap_vld : OUT STD_LOGIC;
        row_buf_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_2_ce0 : OUT STD_LOGIC;
        row_buf_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_6_o_ap_vld : OUT STD_LOGIC;
        col_sum_10_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_10_o_ap_vld : OUT STD_LOGIC;
        col_sum_14_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_14_o_ap_vld : OUT STD_LOGIC;
        col_sum_18_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_18_o_ap_vld : OUT STD_LOGIC;
        col_sum_22_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_22_o_ap_vld : OUT STD_LOGIC;
        col_sum_26_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_26_o_ap_vld : OUT STD_LOGIC;
        col_sum_30_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_30_o_ap_vld : OUT STD_LOGIC;
        col_sum_34_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_34_o_ap_vld : OUT STD_LOGIC;
        col_sum_38_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_38_o_ap_vld : OUT STD_LOGIC;
        col_sum_42_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_42_o_ap_vld : OUT STD_LOGIC;
        col_sum_46_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_46_o_ap_vld : OUT STD_LOGIC;
        col_sum_50_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_50_o_ap_vld : OUT STD_LOGIC;
        col_sum_54_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_54_o_ap_vld : OUT STD_LOGIC;
        col_sum_58_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_58_o_ap_vld : OUT STD_LOGIC;
        col_sum_62_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_62_o_ap_vld : OUT STD_LOGIC;
        col_sum_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_1_o_ap_vld : OUT STD_LOGIC;
        row_buf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_1_ce0 : OUT STD_LOGIC;
        row_buf_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_5_o_ap_vld : OUT STD_LOGIC;
        col_sum_9_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_9_o_ap_vld : OUT STD_LOGIC;
        col_sum_13_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_13_o_ap_vld : OUT STD_LOGIC;
        col_sum_17_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_17_o_ap_vld : OUT STD_LOGIC;
        col_sum_21_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_21_o_ap_vld : OUT STD_LOGIC;
        col_sum_25_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_25_o_ap_vld : OUT STD_LOGIC;
        col_sum_29_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_29_o_ap_vld : OUT STD_LOGIC;
        col_sum_33_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_33_o_ap_vld : OUT STD_LOGIC;
        col_sum_37_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_37_o_ap_vld : OUT STD_LOGIC;
        col_sum_41_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_41_o_ap_vld : OUT STD_LOGIC;
        col_sum_45_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_45_o_ap_vld : OUT STD_LOGIC;
        col_sum_49_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_49_o_ap_vld : OUT STD_LOGIC;
        col_sum_53_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_53_o_ap_vld : OUT STD_LOGIC;
        col_sum_57_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_57_o_ap_vld : OUT STD_LOGIC;
        col_sum_61_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_61_o_ap_vld : OUT STD_LOGIC;
        col_sum_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_o_ap_vld : OUT STD_LOGIC;
        i_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        col_sum_60_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_60_o_ap_vld : OUT STD_LOGIC;
        col_sum_56_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_56_o_ap_vld : OUT STD_LOGIC;
        col_sum_52_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_52_o_ap_vld : OUT STD_LOGIC;
        col_sum_48_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_48_o_ap_vld : OUT STD_LOGIC;
        col_sum_44_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_44_o_ap_vld : OUT STD_LOGIC;
        col_sum_40_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_40_o_ap_vld : OUT STD_LOGIC;
        col_sum_36_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_36_o_ap_vld : OUT STD_LOGIC;
        col_sum_32_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_32_o_ap_vld : OUT STD_LOGIC;
        col_sum_28_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_28_o_ap_vld : OUT STD_LOGIC;
        col_sum_24_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_24_o_ap_vld : OUT STD_LOGIC;
        col_sum_20_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_20_o_ap_vld : OUT STD_LOGIC;
        col_sum_16_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_16_o_ap_vld : OUT STD_LOGIC;
        col_sum_12_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_12_o_ap_vld : OUT STD_LOGIC;
        col_sum_8_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_8_o_ap_vld : OUT STD_LOGIC;
        col_sum_4_i : IN STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        col_sum_4_o_ap_vld : OUT STD_LOGIC;
        row_buf_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        row_buf_ce0 : OUT STD_LOGIC;
        row_buf_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        C_1_ce0 : OUT STD_LOGIC;
        C_1_we0 : OUT STD_LOGIC;
        C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        C_1_ce1 : OUT STD_LOGIC;
        C_1_we1 : OUT STD_LOGIC;
        C_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_1_16_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        C_1_16_ce0 : OUT STD_LOGIC;
        C_1_16_we0 : OUT STD_LOGIC;
        C_1_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_1_16_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        C_1_16_ce1 : OUT STD_LOGIC;
        C_1_16_we1 : OUT STD_LOGIC;
        C_1_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_C_0_AWVALID : OUT STD_LOGIC;
        m_axi_C_0_AWREADY : IN STD_LOGIC;
        m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_WVALID : OUT STD_LOGIC;
        m_axi_C_0_WREADY : IN STD_LOGIC;
        m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_WLAST : OUT STD_LOGIC;
        m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_ARVALID : OUT STD_LOGIC;
        m_axi_C_0_ARREADY : IN STD_LOGIC;
        m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_RVALID : IN STD_LOGIC;
        m_axi_C_0_RREADY : OUT STD_LOGIC;
        m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_C_0_RLAST : IN STD_LOGIC;
        m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_BVALID : IN STD_LOGIC;
        m_axi_C_0_BREADY : OUT STD_LOGIC;
        m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln114 : IN STD_LOGIC_VECTOR (61 downto 0);
        C_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        C_1_ce0 : OUT STD_LOGIC;
        C_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_1_15_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        C_1_15_ce0 : OUT STD_LOGIC;
        C_1_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_A_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_C_1_36_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_row_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component top_kernel_A_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component top_kernel_C_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U : component top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        ce0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        we0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0);

    A_1_U : component top_kernel_A_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_1_address0,
        ce0 => A_1_ce0,
        we0 => A_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_d0,
        q0 => A_1_q0);

    C_1_36_U : component top_kernel_C_1_36_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => C_1_36_address0,
        ce0 => C_1_36_ce0,
        we0 => C_1_36_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_d0,
        q0 => C_1_36_q0,
        address1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address1,
        ce1 => C_1_36_ce1,
        we1 => C_1_36_we1,
        d1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_d1);

    C_1_U : component top_kernel_C_1_36_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => C_1_address0,
        ce0 => C_1_ce0,
        we0 => C_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_d0,
        q0 => C_1_q0,
        address1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address1,
        ce1 => C_1_ce1,
        we1 => C_1_we1,
        d1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_d1);

    row_buf_U : component top_kernel_row_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buf_address0,
        ce0 => row_buf_ce0,
        we0 => row_buf_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_d0,
        q0 => row_buf_q0);

    row_buf_1_U : component top_kernel_row_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buf_1_address0,
        ce0 => row_buf_1_ce0,
        we0 => row_buf_1_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_d0,
        q0 => row_buf_1_q0);

    row_buf_2_U : component top_kernel_row_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buf_2_address0,
        ce0 => row_buf_2_ce0,
        we0 => row_buf_2_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_d0,
        q0 => row_buf_2_q0);

    row_buf_3_U : component top_kernel_row_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_buf_3_address0,
        ce0 => row_buf_3_ce0,
        we0 => row_buf_3_we0,
        d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_d0,
        q0 => row_buf_3_q0);

    grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_ready,
        m_axi_A_0_AWVALID => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY => ap_const_logic_0,
        m_axi_A_0_AWADDR => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWADDR,
        m_axi_A_0_AWID => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWID,
        m_axi_A_0_AWLEN => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WVALID,
        m_axi_A_0_WREADY => ap_const_logic_0,
        m_axi_A_0_WDATA => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WLAST,
        m_axi_A_0_WID => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WID,
        m_axi_A_0_WUSER => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY => A_0_ARREADY,
        m_axi_A_0_ARADDR => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARADDR,
        m_axi_A_0_ARID => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARID,
        m_axi_A_0_ARLEN => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID => A_0_RVALID,
        m_axi_A_0_RREADY => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_RREADY,
        m_axi_A_0_RDATA => A_0_RDATA,
        m_axi_A_0_RLAST => ap_const_logic_0,
        m_axi_A_0_RID => ap_const_lv1_0,
        m_axi_A_0_RFIFONUM => A_0_RFIFONUM,
        m_axi_A_0_RUSER => ap_const_lv1_0,
        m_axi_A_0_RRESP => ap_const_lv2_0,
        m_axi_A_0_BVALID => ap_const_logic_0,
        m_axi_A_0_BREADY => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_BREADY,
        m_axi_A_0_BRESP => ap_const_lv2_0,
        m_axi_A_0_BID => ap_const_lv1_0,
        m_axi_A_0_BUSER => ap_const_lv1_0,
        sext_ln33 => trunc_ln_reg_2852,
        A_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_address0,
        A_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_ce0,
        A_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_we0,
        A_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_ready,
        zext_ln69 => tmp_2_reg_2871,
        A_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_address0,
        A_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_ce0,
        A_1_q0 => A_1_q0,
        row_buf_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_address0,
        row_buf_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_ce0,
        row_buf_3_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_we0,
        row_buf_3_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_d0,
        row_buf_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_address0,
        row_buf_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_ce0,
        row_buf_2_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_we0,
        row_buf_2_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_d0,
        row_buf_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_address0,
        row_buf_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_ce0,
        row_buf_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_we0,
        row_buf_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_d0,
        row_buf_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_address0,
        row_buf_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_ce0,
        row_buf_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_we0,
        row_buf_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_d0,
        p_out => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_p_out,
        p_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_p_out_ap_vld);

    grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_ready,
        col_sum_load => col_sum_fu_418,
        col_sum_4_load => col_sum_4_fu_434,
        col_sum_8_load => col_sum_8_fu_450,
        col_sum_12_load => col_sum_12_fu_466,
        col_sum_16_load => col_sum_16_fu_482,
        col_sum_20_load => col_sum_20_fu_498,
        col_sum_24_load => col_sum_24_fu_514,
        col_sum_28_load => col_sum_28_fu_530,
        col_sum_32_load => col_sum_32_fu_546,
        col_sum_36_load => col_sum_36_fu_562,
        col_sum_40_load => col_sum_40_fu_578,
        col_sum_44_load => col_sum_44_fu_594,
        col_sum_48_load => col_sum_48_fu_610,
        col_sum_52_load => col_sum_52_fu_626,
        col_sum_56_load => col_sum_56_fu_642,
        col_sum_60_load => col_sum_60_fu_658,
        col_sum_1_load => col_sum_1_fu_422,
        col_sum_5_load => col_sum_5_fu_438,
        col_sum_9_load => col_sum_9_fu_454,
        col_sum_13_load => col_sum_13_fu_470,
        col_sum_17_load => col_sum_17_fu_486,
        col_sum_21_load => col_sum_21_fu_502,
        col_sum_25_load => col_sum_25_fu_518,
        col_sum_29_load => col_sum_29_fu_534,
        col_sum_33_load => col_sum_33_fu_550,
        col_sum_37_load => col_sum_37_fu_566,
        col_sum_41_load => col_sum_41_fu_582,
        col_sum_45_load => col_sum_45_fu_598,
        col_sum_49_load => col_sum_49_fu_614,
        col_sum_53_load => col_sum_53_fu_630,
        col_sum_57_load => col_sum_57_fu_646,
        col_sum_61_load => col_sum_61_fu_662,
        col_sum_2_load => col_sum_2_fu_426,
        col_sum_6_load => col_sum_6_fu_442,
        col_sum_10_load => col_sum_10_fu_458,
        col_sum_14_load => col_sum_14_fu_474,
        col_sum_18_load => col_sum_18_fu_490,
        col_sum_22_load => col_sum_22_fu_506,
        col_sum_26_load => col_sum_26_fu_522,
        col_sum_30_load => col_sum_30_fu_538,
        col_sum_34_load => col_sum_34_fu_554,
        col_sum_38_load => col_sum_38_fu_570,
        col_sum_42_load => col_sum_42_fu_586,
        col_sum_46_load => col_sum_46_fu_602,
        col_sum_50_load => col_sum_50_fu_618,
        col_sum_54_load => col_sum_54_fu_634,
        col_sum_58_load => col_sum_58_fu_650,
        col_sum_62_load => col_sum_62_fu_666,
        col_sum_3_load => col_sum_3_fu_430,
        col_sum_7_load => col_sum_7_fu_446,
        col_sum_11_load => col_sum_11_fu_462,
        col_sum_15_load => col_sum_15_fu_478,
        col_sum_19_load => col_sum_19_fu_494,
        col_sum_23_load => col_sum_23_fu_510,
        col_sum_27_load => col_sum_27_fu_526,
        col_sum_31_load => col_sum_31_fu_542,
        col_sum_35_load => col_sum_35_fu_558,
        col_sum_39_load => col_sum_39_fu_574,
        col_sum_43_load => col_sum_43_fu_590,
        col_sum_47_load => col_sum_47_fu_606,
        col_sum_51_load => col_sum_51_fu_622,
        col_sum_55_load => col_sum_55_fu_638,
        col_sum_59_load => col_sum_59_fu_654,
        col_sum_63_load => col_sum_63_fu_670,
        scale_63_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_63_out,
        scale_63_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_63_out_ap_vld,
        scale_62_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_62_out,
        scale_62_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_62_out_ap_vld,
        scale_61_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_61_out,
        scale_61_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_61_out_ap_vld,
        scale_60_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_60_out,
        scale_60_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_60_out_ap_vld,
        scale_59_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_59_out,
        scale_59_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_59_out_ap_vld,
        scale_58_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_58_out,
        scale_58_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_58_out_ap_vld,
        scale_57_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_57_out,
        scale_57_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_57_out_ap_vld,
        scale_56_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_56_out,
        scale_56_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_56_out_ap_vld,
        scale_55_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_55_out,
        scale_55_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_55_out_ap_vld,
        scale_54_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_54_out,
        scale_54_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_54_out_ap_vld,
        scale_53_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_53_out,
        scale_53_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_53_out_ap_vld,
        scale_52_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_52_out,
        scale_52_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_52_out_ap_vld,
        scale_51_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_51_out,
        scale_51_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_51_out_ap_vld,
        scale_50_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_50_out,
        scale_50_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_50_out_ap_vld,
        scale_49_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_49_out,
        scale_49_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_49_out_ap_vld,
        scale_48_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_48_out,
        scale_48_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_48_out_ap_vld,
        scale_47_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_47_out,
        scale_47_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_47_out_ap_vld,
        scale_46_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_46_out,
        scale_46_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_46_out_ap_vld,
        scale_45_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_45_out,
        scale_45_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_45_out_ap_vld,
        scale_44_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_44_out,
        scale_44_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_44_out_ap_vld,
        scale_43_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_43_out,
        scale_43_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_43_out_ap_vld,
        scale_42_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_42_out,
        scale_42_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_42_out_ap_vld,
        scale_41_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_41_out,
        scale_41_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_41_out_ap_vld,
        scale_40_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_40_out,
        scale_40_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_40_out_ap_vld,
        scale_39_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_39_out,
        scale_39_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_39_out_ap_vld,
        scale_38_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_38_out,
        scale_38_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_38_out_ap_vld,
        scale_37_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_37_out,
        scale_37_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_37_out_ap_vld,
        scale_36_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_36_out,
        scale_36_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_36_out_ap_vld,
        scale_35_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_35_out,
        scale_35_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_35_out_ap_vld,
        scale_34_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_34_out,
        scale_34_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_34_out_ap_vld,
        scale_33_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_33_out,
        scale_33_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_33_out_ap_vld,
        scale_32_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_32_out,
        scale_32_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_32_out_ap_vld,
        scale_31_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_31_out,
        scale_31_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_31_out_ap_vld,
        scale_30_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_30_out,
        scale_30_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_30_out_ap_vld,
        scale_29_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_29_out,
        scale_29_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_29_out_ap_vld,
        scale_28_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_28_out,
        scale_28_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_28_out_ap_vld,
        scale_27_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_27_out,
        scale_27_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_27_out_ap_vld,
        scale_26_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_26_out,
        scale_26_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_26_out_ap_vld,
        scale_25_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_25_out,
        scale_25_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_25_out_ap_vld,
        scale_24_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_24_out,
        scale_24_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_24_out_ap_vld,
        scale_23_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_23_out,
        scale_23_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_23_out_ap_vld,
        scale_22_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_22_out,
        scale_22_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_22_out_ap_vld,
        scale_21_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_21_out,
        scale_21_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_21_out_ap_vld,
        scale_20_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_20_out,
        scale_20_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_20_out_ap_vld,
        scale_19_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_19_out,
        scale_19_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_19_out_ap_vld,
        scale_18_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_18_out,
        scale_18_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_18_out_ap_vld,
        scale_17_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_17_out,
        scale_17_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_17_out_ap_vld,
        scale_16_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_16_out,
        scale_16_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_16_out_ap_vld,
        scale_15_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_15_out,
        scale_15_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_15_out_ap_vld,
        scale_14_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_14_out,
        scale_14_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_14_out_ap_vld,
        scale_13_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_13_out,
        scale_13_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_13_out_ap_vld,
        scale_12_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_12_out,
        scale_12_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_12_out_ap_vld,
        scale_11_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_11_out,
        scale_11_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_11_out_ap_vld,
        scale_10_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_10_out,
        scale_10_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_10_out_ap_vld,
        scale_9_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_9_out,
        scale_9_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_9_out_ap_vld,
        scale_8_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_8_out,
        scale_8_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_8_out_ap_vld,
        scale_7_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_7_out,
        scale_7_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_7_out_ap_vld,
        scale_6_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_6_out,
        scale_6_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_6_out_ap_vld,
        scale_5_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_5_out,
        scale_5_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_5_out_ap_vld,
        scale_4_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_4_out,
        scale_4_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_4_out_ap_vld,
        scale_3_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_3_out,
        scale_3_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_3_out_ap_vld,
        scale_2_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_2_out,
        scale_2_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_2_out_ap_vld,
        scale_1_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_1_out,
        scale_1_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_1_out_ap_vld,
        scale_out => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_out,
        scale_out_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_out_ap_vld);

    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_78_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_ready,
        col_sum_3_i => col_sum_3_fu_430,
        col_sum_3_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_3_o,
        col_sum_3_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_3_o_ap_vld,
        row_buf_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_address0,
        row_buf_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_ce0,
        row_buf_3_q0 => row_buf_3_q0,
        conv_i347 => denom_1_reg_3202,
        col_sum_7_i => col_sum_7_fu_446,
        col_sum_7_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_7_o,
        col_sum_7_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_7_o_ap_vld,
        col_sum_11_i => col_sum_11_fu_462,
        col_sum_11_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_11_o,
        col_sum_11_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_11_o_ap_vld,
        col_sum_15_i => col_sum_15_fu_478,
        col_sum_15_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_15_o,
        col_sum_15_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_15_o_ap_vld,
        col_sum_19_i => col_sum_19_fu_494,
        col_sum_19_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_19_o,
        col_sum_19_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_19_o_ap_vld,
        col_sum_23_i => col_sum_23_fu_510,
        col_sum_23_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_23_o,
        col_sum_23_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_23_o_ap_vld,
        col_sum_27_i => col_sum_27_fu_526,
        col_sum_27_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_27_o,
        col_sum_27_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_27_o_ap_vld,
        col_sum_31_i => col_sum_31_fu_542,
        col_sum_31_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_31_o,
        col_sum_31_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_31_o_ap_vld,
        col_sum_35_i => col_sum_35_fu_558,
        col_sum_35_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_35_o,
        col_sum_35_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_35_o_ap_vld,
        col_sum_39_i => col_sum_39_fu_574,
        col_sum_39_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_39_o,
        col_sum_39_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_39_o_ap_vld,
        col_sum_43_i => col_sum_43_fu_590,
        col_sum_43_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_43_o,
        col_sum_43_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_43_o_ap_vld,
        col_sum_47_i => col_sum_47_fu_606,
        col_sum_47_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_47_o,
        col_sum_47_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_47_o_ap_vld,
        col_sum_51_i => col_sum_51_fu_622,
        col_sum_51_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_51_o,
        col_sum_51_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_51_o_ap_vld,
        col_sum_55_i => col_sum_55_fu_638,
        col_sum_55_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_55_o,
        col_sum_55_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_55_o_ap_vld,
        col_sum_59_i => col_sum_59_fu_654,
        col_sum_59_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_59_o,
        col_sum_59_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_59_o_ap_vld,
        col_sum_63_i => col_sum_63_fu_670,
        col_sum_63_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_63_o,
        col_sum_63_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_63_o_ap_vld,
        col_sum_2_i => col_sum_2_fu_426,
        col_sum_2_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_2_o,
        col_sum_2_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_2_o_ap_vld,
        row_buf_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_address0,
        row_buf_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_ce0,
        row_buf_2_q0 => row_buf_2_q0,
        col_sum_6_i => col_sum_6_fu_442,
        col_sum_6_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_6_o,
        col_sum_6_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_6_o_ap_vld,
        col_sum_10_i => col_sum_10_fu_458,
        col_sum_10_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_10_o,
        col_sum_10_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_10_o_ap_vld,
        col_sum_14_i => col_sum_14_fu_474,
        col_sum_14_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_14_o,
        col_sum_14_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_14_o_ap_vld,
        col_sum_18_i => col_sum_18_fu_490,
        col_sum_18_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_18_o,
        col_sum_18_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_18_o_ap_vld,
        col_sum_22_i => col_sum_22_fu_506,
        col_sum_22_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_22_o,
        col_sum_22_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_22_o_ap_vld,
        col_sum_26_i => col_sum_26_fu_522,
        col_sum_26_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_26_o,
        col_sum_26_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_26_o_ap_vld,
        col_sum_30_i => col_sum_30_fu_538,
        col_sum_30_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_30_o,
        col_sum_30_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_30_o_ap_vld,
        col_sum_34_i => col_sum_34_fu_554,
        col_sum_34_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_34_o,
        col_sum_34_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_34_o_ap_vld,
        col_sum_38_i => col_sum_38_fu_570,
        col_sum_38_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_38_o,
        col_sum_38_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_38_o_ap_vld,
        col_sum_42_i => col_sum_42_fu_586,
        col_sum_42_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_42_o,
        col_sum_42_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_42_o_ap_vld,
        col_sum_46_i => col_sum_46_fu_602,
        col_sum_46_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_46_o,
        col_sum_46_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_46_o_ap_vld,
        col_sum_50_i => col_sum_50_fu_618,
        col_sum_50_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_50_o,
        col_sum_50_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_50_o_ap_vld,
        col_sum_54_i => col_sum_54_fu_634,
        col_sum_54_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_54_o,
        col_sum_54_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_54_o_ap_vld,
        col_sum_58_i => col_sum_58_fu_650,
        col_sum_58_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_58_o,
        col_sum_58_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_58_o_ap_vld,
        col_sum_62_i => col_sum_62_fu_666,
        col_sum_62_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_62_o,
        col_sum_62_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_62_o_ap_vld,
        col_sum_1_i => col_sum_1_fu_422,
        col_sum_1_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_1_o,
        col_sum_1_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_1_o_ap_vld,
        row_buf_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_address0,
        row_buf_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_ce0,
        row_buf_1_q0 => row_buf_1_q0,
        col_sum_5_i => col_sum_5_fu_438,
        col_sum_5_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_5_o,
        col_sum_5_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_5_o_ap_vld,
        col_sum_9_i => col_sum_9_fu_454,
        col_sum_9_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_9_o,
        col_sum_9_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_9_o_ap_vld,
        col_sum_13_i => col_sum_13_fu_470,
        col_sum_13_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_13_o,
        col_sum_13_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_13_o_ap_vld,
        col_sum_17_i => col_sum_17_fu_486,
        col_sum_17_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_17_o,
        col_sum_17_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_17_o_ap_vld,
        col_sum_21_i => col_sum_21_fu_502,
        col_sum_21_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_21_o,
        col_sum_21_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_21_o_ap_vld,
        col_sum_25_i => col_sum_25_fu_518,
        col_sum_25_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_25_o,
        col_sum_25_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_25_o_ap_vld,
        col_sum_29_i => col_sum_29_fu_534,
        col_sum_29_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_29_o,
        col_sum_29_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_29_o_ap_vld,
        col_sum_33_i => col_sum_33_fu_550,
        col_sum_33_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_33_o,
        col_sum_33_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_33_o_ap_vld,
        col_sum_37_i => col_sum_37_fu_566,
        col_sum_37_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_37_o,
        col_sum_37_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_37_o_ap_vld,
        col_sum_41_i => col_sum_41_fu_582,
        col_sum_41_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_41_o,
        col_sum_41_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_41_o_ap_vld,
        col_sum_45_i => col_sum_45_fu_598,
        col_sum_45_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_45_o,
        col_sum_45_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_45_o_ap_vld,
        col_sum_49_i => col_sum_49_fu_614,
        col_sum_49_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_49_o,
        col_sum_49_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_49_o_ap_vld,
        col_sum_53_i => col_sum_53_fu_630,
        col_sum_53_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_53_o,
        col_sum_53_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_53_o_ap_vld,
        col_sum_57_i => col_sum_57_fu_646,
        col_sum_57_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_57_o,
        col_sum_57_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_57_o_ap_vld,
        col_sum_61_i => col_sum_61_fu_662,
        col_sum_61_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_61_o,
        col_sum_61_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_61_o_ap_vld,
        col_sum_i => col_sum_fu_418,
        col_sum_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_o,
        col_sum_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_o_ap_vld,
        i_1 => trunc_ln63_reg_2866,
        col_sum_60_i => col_sum_60_fu_658,
        col_sum_60_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_60_o,
        col_sum_60_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_60_o_ap_vld,
        col_sum_56_i => col_sum_56_fu_642,
        col_sum_56_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_56_o,
        col_sum_56_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_56_o_ap_vld,
        col_sum_52_i => col_sum_52_fu_626,
        col_sum_52_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_52_o,
        col_sum_52_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_52_o_ap_vld,
        col_sum_48_i => col_sum_48_fu_610,
        col_sum_48_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_48_o,
        col_sum_48_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_48_o_ap_vld,
        col_sum_44_i => col_sum_44_fu_594,
        col_sum_44_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_44_o,
        col_sum_44_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_44_o_ap_vld,
        col_sum_40_i => col_sum_40_fu_578,
        col_sum_40_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_40_o,
        col_sum_40_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_40_o_ap_vld,
        col_sum_36_i => col_sum_36_fu_562,
        col_sum_36_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_36_o,
        col_sum_36_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_36_o_ap_vld,
        col_sum_32_i => col_sum_32_fu_546,
        col_sum_32_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_32_o,
        col_sum_32_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_32_o_ap_vld,
        col_sum_28_i => col_sum_28_fu_530,
        col_sum_28_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_28_o,
        col_sum_28_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_28_o_ap_vld,
        col_sum_24_i => col_sum_24_fu_514,
        col_sum_24_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_24_o,
        col_sum_24_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_24_o_ap_vld,
        col_sum_20_i => col_sum_20_fu_498,
        col_sum_20_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_20_o,
        col_sum_20_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_20_o_ap_vld,
        col_sum_16_i => col_sum_16_fu_482,
        col_sum_16_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_16_o,
        col_sum_16_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_16_o_ap_vld,
        col_sum_12_i => col_sum_12_fu_466,
        col_sum_12_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_12_o,
        col_sum_12_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_12_o_ap_vld,
        col_sum_8_i => col_sum_8_fu_450,
        col_sum_8_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_8_o,
        col_sum_8_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_8_o_ap_vld,
        col_sum_4_i => col_sum_4_fu_434,
        col_sum_4_o => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_4_o,
        col_sum_4_o_ap_vld => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_4_o_ap_vld,
        row_buf_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_address0,
        row_buf_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_ce0,
        row_buf_q0 => row_buf_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0);

    grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_ready,
        C_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address0,
        C_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce0,
        C_1_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we0,
        C_1_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_d0,
        C_1_address1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address1,
        C_1_ce1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce1,
        C_1_we1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we1,
        C_1_d1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_d1,
        C_1_16_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address0,
        C_1_16_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce0,
        C_1_16_we0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we0,
        C_1_16_d0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_d0,
        C_1_16_address1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address1,
        C_1_16_ce1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce1,
        C_1_16_we1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we1,
        C_1_16_d1 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_d1,
        scale_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_out,
        scale_4_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_4_out,
        scale_8_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_8_out,
        scale_12_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_12_out,
        scale_16_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_16_out,
        scale_20_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_20_out,
        scale_24_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_24_out,
        scale_28_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_28_out,
        scale_32_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_32_out,
        scale_36_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_36_out,
        scale_40_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_40_out,
        scale_44_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_44_out,
        scale_48_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_48_out,
        scale_52_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_52_out,
        scale_56_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_56_out,
        scale_60_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_60_out,
        scale_1_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_1_out,
        scale_5_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_5_out,
        scale_9_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_9_out,
        scale_13_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_13_out,
        scale_17_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_17_out,
        scale_21_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_21_out,
        scale_25_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_25_out,
        scale_29_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_29_out,
        scale_33_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_33_out,
        scale_37_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_37_out,
        scale_41_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_41_out,
        scale_45_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_45_out,
        scale_49_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_49_out,
        scale_53_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_53_out,
        scale_57_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_57_out,
        scale_61_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_61_out,
        scale_2_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_2_out,
        scale_6_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_6_out,
        scale_10_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_10_out,
        scale_14_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_14_out,
        scale_18_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_18_out,
        scale_22_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_22_out,
        scale_26_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_26_out,
        scale_30_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_30_out,
        scale_34_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_34_out,
        scale_38_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_38_out,
        scale_42_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_42_out,
        scale_46_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_46_out,
        scale_50_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_50_out,
        scale_54_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_54_out,
        scale_58_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_58_out,
        scale_62_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_62_out,
        scale_3_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_3_out,
        scale_7_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_7_out,
        scale_11_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_11_out,
        scale_15_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_15_out,
        scale_19_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_19_out,
        scale_23_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_23_out,
        scale_27_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_27_out,
        scale_31_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_31_out,
        scale_35_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_35_out,
        scale_39_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_39_out,
        scale_43_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_43_out,
        scale_47_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_47_out,
        scale_51_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_51_out,
        scale_55_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_55_out,
        scale_59_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_59_out,
        scale_63_reload => grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_scale_63_out,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0);

    grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016 : component top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start,
        ap_done => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_done,
        ap_idle => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_ready,
        m_axi_C_0_AWVALID => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY => C_0_AWREADY,
        m_axi_C_0_AWADDR => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWADDR,
        m_axi_C_0_AWID => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWID,
        m_axi_C_0_AWLEN => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WVALID,
        m_axi_C_0_WREADY => C_0_WREADY,
        m_axi_C_0_WDATA => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WLAST,
        m_axi_C_0_WID => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WID,
        m_axi_C_0_WUSER => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY => ap_const_logic_0,
        m_axi_C_0_ARADDR => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARADDR,
        m_axi_C_0_ARID => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARID,
        m_axi_C_0_ARLEN => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID => ap_const_logic_0,
        m_axi_C_0_RREADY => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_RREADY,
        m_axi_C_0_RDATA => ap_const_lv32_0,
        m_axi_C_0_RLAST => ap_const_logic_0,
        m_axi_C_0_RID => ap_const_lv1_0,
        m_axi_C_0_RFIFONUM => ap_const_lv9_0,
        m_axi_C_0_RUSER => ap_const_lv1_0,
        m_axi_C_0_RRESP => ap_const_lv2_0,
        m_axi_C_0_BVALID => C_0_BVALID,
        m_axi_C_0_BREADY => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_BREADY,
        m_axi_C_0_BRESP => ap_const_lv2_0,
        m_axi_C_0_BID => ap_const_lv1_0,
        m_axi_C_0_BUSER => ap_const_lv1_0,
        sext_ln114 => trunc_ln4_reg_3196,
        C_1_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_address0,
        C_1_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_ce0,
        C_1_q0 => C_1_36_q0,
        C_1_15_address0 => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_address0,
        C_1_15_ce0 => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_ce0,
        C_1_15_q0 => C_1_q0);

    control_s_axi_U : component top_kernel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A_DRAM => A_DRAM,
        C_DRAM => C_DRAM,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    A_m_axi_U : component top_kernel_A_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_A_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_A_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_A_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_A_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_A_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_A_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_A_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_A_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_A_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_A_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_A_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_A_AWVALID,
        AWREADY => m_axi_A_AWREADY,
        AWADDR => m_axi_A_AWADDR,
        AWID => m_axi_A_AWID,
        AWLEN => m_axi_A_AWLEN,
        AWSIZE => m_axi_A_AWSIZE,
        AWBURST => m_axi_A_AWBURST,
        AWLOCK => m_axi_A_AWLOCK,
        AWCACHE => m_axi_A_AWCACHE,
        AWPROT => m_axi_A_AWPROT,
        AWQOS => m_axi_A_AWQOS,
        AWREGION => m_axi_A_AWREGION,
        AWUSER => m_axi_A_AWUSER,
        WVALID => m_axi_A_WVALID,
        WREADY => m_axi_A_WREADY,
        WDATA => m_axi_A_WDATA,
        WSTRB => m_axi_A_WSTRB,
        WLAST => m_axi_A_WLAST,
        WID => m_axi_A_WID,
        WUSER => m_axi_A_WUSER,
        ARVALID => m_axi_A_ARVALID,
        ARREADY => m_axi_A_ARREADY,
        ARADDR => m_axi_A_ARADDR,
        ARID => m_axi_A_ARID,
        ARLEN => m_axi_A_ARLEN,
        ARSIZE => m_axi_A_ARSIZE,
        ARBURST => m_axi_A_ARBURST,
        ARLOCK => m_axi_A_ARLOCK,
        ARCACHE => m_axi_A_ARCACHE,
        ARPROT => m_axi_A_ARPROT,
        ARQOS => m_axi_A_ARQOS,
        ARREGION => m_axi_A_ARREGION,
        ARUSER => m_axi_A_ARUSER,
        RVALID => m_axi_A_RVALID,
        RREADY => m_axi_A_RREADY,
        RDATA => m_axi_A_RDATA,
        RLAST => m_axi_A_RLAST,
        RID => m_axi_A_RID,
        RUSER => m_axi_A_RUSER,
        RRESP => m_axi_A_RRESP,
        BVALID => m_axi_A_BVALID,
        BREADY => m_axi_A_BREADY,
        BRESP => m_axi_A_BRESP,
        BID => m_axi_A_BID,
        BUSER => m_axi_A_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => A_0_ARVALID,
        I_CH0_ARREADY => A_0_ARREADY,
        I_CH0_ARADDR => A_0_ARADDR,
        I_CH0_ARLEN => A_0_ARLEN,
        I_CH0_RVALID => A_0_RVALID,
        I_CH0_RREADY => A_0_RREADY,
        I_CH0_RDATA => A_0_RDATA,
        I_CH0_RFIFONUM => A_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => A_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => A_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => A_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    C_m_axi_U : component top_kernel_C_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_C_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_C_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_C_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_C_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_C_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_C_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_C_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_C_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_C_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_C_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_C_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_C_AWVALID,
        AWREADY => m_axi_C_AWREADY,
        AWADDR => m_axi_C_AWADDR,
        AWID => m_axi_C_AWID,
        AWLEN => m_axi_C_AWLEN,
        AWSIZE => m_axi_C_AWSIZE,
        AWBURST => m_axi_C_AWBURST,
        AWLOCK => m_axi_C_AWLOCK,
        AWCACHE => m_axi_C_AWCACHE,
        AWPROT => m_axi_C_AWPROT,
        AWQOS => m_axi_C_AWQOS,
        AWREGION => m_axi_C_AWREGION,
        AWUSER => m_axi_C_AWUSER,
        WVALID => m_axi_C_WVALID,
        WREADY => m_axi_C_WREADY,
        WDATA => m_axi_C_WDATA,
        WSTRB => m_axi_C_WSTRB,
        WLAST => m_axi_C_WLAST,
        WID => m_axi_C_WID,
        WUSER => m_axi_C_WUSER,
        ARVALID => m_axi_C_ARVALID,
        ARREADY => m_axi_C_ARREADY,
        ARADDR => m_axi_C_ARADDR,
        ARID => m_axi_C_ARID,
        ARLEN => m_axi_C_ARLEN,
        ARSIZE => m_axi_C_ARSIZE,
        ARBURST => m_axi_C_ARBURST,
        ARLOCK => m_axi_C_ARLOCK,
        ARCACHE => m_axi_C_ARCACHE,
        ARPROT => m_axi_C_ARPROT,
        ARQOS => m_axi_C_ARQOS,
        ARREGION => m_axi_C_ARREGION,
        ARUSER => m_axi_C_ARUSER,
        RVALID => m_axi_C_RVALID,
        RREADY => m_axi_C_RREADY,
        RDATA => m_axi_C_RDATA,
        RLAST => m_axi_C_RLAST,
        RID => m_axi_C_RID,
        RUSER => m_axi_C_RUSER,
        RRESP => m_axi_C_RRESP,
        BVALID => m_axi_C_BVALID,
        BREADY => m_axi_C_BREADY,
        BRESP => m_axi_C_BRESP,
        BID => m_axi_C_BID,
        BUSER => m_axi_C_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => C_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => C_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => C_0_RDATA,
        I_CH0_RFIFONUM => C_0_RFIFONUM,
        I_CH0_AWVALID => C_0_AWVALID,
        I_CH0_AWREADY => C_0_AWREADY,
        I_CH0_AWADDR => C_0_AWADDR,
        I_CH0_AWLEN => C_0_AWLEN,
        I_CH0_WVALID => C_0_WVALID,
        I_CH0_WREADY => C_0_WREADY,
        I_CH0_WDATA => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WDATA,
        I_CH0_WSTRB => grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WSTRB,
        I_CH0_BVALID => C_0_BVALID,
        I_CH0_BREADY => C_0_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln63_fu_1373_p2 = ap_const_lv1_0))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln63_fu_1373_p2 = ap_const_lv1_1))) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_sum_10_fu_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_10_fu_458 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_10_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_10_fu_458 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_10_o;
            end if; 
        end if;
    end process;

    col_sum_11_fu_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_11_fu_462 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_11_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_11_fu_462 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_11_o;
            end if; 
        end if;
    end process;

    col_sum_12_fu_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_12_fu_466 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_12_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_12_fu_466 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_12_o;
            end if; 
        end if;
    end process;

    col_sum_13_fu_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_13_fu_470 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_13_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_13_fu_470 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_13_o;
            end if; 
        end if;
    end process;

    col_sum_14_fu_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_14_fu_474 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_14_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_14_fu_474 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_14_o;
            end if; 
        end if;
    end process;

    col_sum_15_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_15_fu_478 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_15_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_15_fu_478 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_15_o;
            end if; 
        end if;
    end process;

    col_sum_16_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_16_fu_482 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_16_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_16_fu_482 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_16_o;
            end if; 
        end if;
    end process;

    col_sum_17_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_17_fu_486 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_17_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_17_fu_486 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_17_o;
            end if; 
        end if;
    end process;

    col_sum_18_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_18_fu_490 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_18_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_18_fu_490 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_18_o;
            end if; 
        end if;
    end process;

    col_sum_19_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_19_fu_494 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_19_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_19_fu_494 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_19_o;
            end if; 
        end if;
    end process;

    col_sum_1_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_1_fu_422 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_1_fu_422 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_1_o;
            end if; 
        end if;
    end process;

    col_sum_20_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_20_fu_498 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_20_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_20_fu_498 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_20_o;
            end if; 
        end if;
    end process;

    col_sum_21_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_21_fu_502 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_21_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_21_fu_502 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_21_o;
            end if; 
        end if;
    end process;

    col_sum_22_fu_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_22_fu_506 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_22_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_22_fu_506 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_22_o;
            end if; 
        end if;
    end process;

    col_sum_23_fu_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_23_fu_510 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_23_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_23_fu_510 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_23_o;
            end if; 
        end if;
    end process;

    col_sum_24_fu_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_24_fu_514 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_24_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_24_fu_514 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_24_o;
            end if; 
        end if;
    end process;

    col_sum_25_fu_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_25_fu_518 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_25_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_25_fu_518 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_25_o;
            end if; 
        end if;
    end process;

    col_sum_26_fu_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_26_fu_522 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_26_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_26_fu_522 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_26_o;
            end if; 
        end if;
    end process;

    col_sum_27_fu_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_27_fu_526 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_27_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_27_fu_526 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_27_o;
            end if; 
        end if;
    end process;

    col_sum_28_fu_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_28_fu_530 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_28_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_28_fu_530 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_28_o;
            end if; 
        end if;
    end process;

    col_sum_29_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_29_fu_534 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_29_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_29_fu_534 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_29_o;
            end if; 
        end if;
    end process;

    col_sum_2_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_2_fu_426 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_2_fu_426 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_2_o;
            end if; 
        end if;
    end process;

    col_sum_30_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_30_fu_538 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_30_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_30_fu_538 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_30_o;
            end if; 
        end if;
    end process;

    col_sum_31_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_31_fu_542 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_31_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_31_fu_542 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_31_o;
            end if; 
        end if;
    end process;

    col_sum_32_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_32_fu_546 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_32_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_32_fu_546 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_32_o;
            end if; 
        end if;
    end process;

    col_sum_33_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_33_fu_550 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_33_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_33_fu_550 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_33_o;
            end if; 
        end if;
    end process;

    col_sum_34_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_34_fu_554 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_34_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_34_fu_554 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_34_o;
            end if; 
        end if;
    end process;

    col_sum_35_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_35_fu_558 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_35_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_35_fu_558 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_35_o;
            end if; 
        end if;
    end process;

    col_sum_36_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_36_fu_562 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_36_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_36_fu_562 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_36_o;
            end if; 
        end if;
    end process;

    col_sum_37_fu_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_37_fu_566 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_37_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_37_fu_566 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_37_o;
            end if; 
        end if;
    end process;

    col_sum_38_fu_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_38_fu_570 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_38_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_38_fu_570 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_38_o;
            end if; 
        end if;
    end process;

    col_sum_39_fu_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_39_fu_574 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_39_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_39_fu_574 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_39_o;
            end if; 
        end if;
    end process;

    col_sum_3_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_3_fu_430 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_3_fu_430 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_3_o;
            end if; 
        end if;
    end process;

    col_sum_40_fu_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_40_fu_578 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_40_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_40_fu_578 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_40_o;
            end if; 
        end if;
    end process;

    col_sum_41_fu_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_41_fu_582 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_41_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_41_fu_582 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_41_o;
            end if; 
        end if;
    end process;

    col_sum_42_fu_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_42_fu_586 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_42_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_42_fu_586 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_42_o;
            end if; 
        end if;
    end process;

    col_sum_43_fu_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_43_fu_590 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_43_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_43_fu_590 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_43_o;
            end if; 
        end if;
    end process;

    col_sum_44_fu_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_44_fu_594 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_44_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_44_fu_594 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_44_o;
            end if; 
        end if;
    end process;

    col_sum_45_fu_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_45_fu_598 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_45_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_45_fu_598 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_45_o;
            end if; 
        end if;
    end process;

    col_sum_46_fu_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_46_fu_602 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_46_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_46_fu_602 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_46_o;
            end if; 
        end if;
    end process;

    col_sum_47_fu_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_47_fu_606 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_47_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_47_fu_606 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_47_o;
            end if; 
        end if;
    end process;

    col_sum_48_fu_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_48_fu_610 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_48_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_48_fu_610 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_48_o;
            end if; 
        end if;
    end process;

    col_sum_49_fu_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_49_fu_614 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_49_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_49_fu_614 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_49_o;
            end if; 
        end if;
    end process;

    col_sum_4_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_4_fu_434 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_4_fu_434 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_4_o;
            end if; 
        end if;
    end process;

    col_sum_50_fu_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_50_fu_618 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_50_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_50_fu_618 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_50_o;
            end if; 
        end if;
    end process;

    col_sum_51_fu_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_51_fu_622 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_51_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_51_fu_622 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_51_o;
            end if; 
        end if;
    end process;

    col_sum_52_fu_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_52_fu_626 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_52_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_52_fu_626 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_52_o;
            end if; 
        end if;
    end process;

    col_sum_53_fu_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_53_fu_630 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_53_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_53_fu_630 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_53_o;
            end if; 
        end if;
    end process;

    col_sum_54_fu_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_54_fu_634 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_54_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_54_fu_634 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_54_o;
            end if; 
        end if;
    end process;

    col_sum_55_fu_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_55_fu_638 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_55_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_55_fu_638 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_55_o;
            end if; 
        end if;
    end process;

    col_sum_56_fu_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_56_fu_642 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_56_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_56_fu_642 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_56_o;
            end if; 
        end if;
    end process;

    col_sum_57_fu_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_57_fu_646 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_57_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_57_fu_646 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_57_o;
            end if; 
        end if;
    end process;

    col_sum_58_fu_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_58_fu_650 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_58_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_58_fu_650 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_58_o;
            end if; 
        end if;
    end process;

    col_sum_59_fu_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_59_fu_654 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_59_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_59_fu_654 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_59_o;
            end if; 
        end if;
    end process;

    col_sum_5_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_5_fu_438 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_5_fu_438 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_5_o;
            end if; 
        end if;
    end process;

    col_sum_60_fu_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_60_fu_658 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_60_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_60_fu_658 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_60_o;
            end if; 
        end if;
    end process;

    col_sum_61_fu_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_61_fu_662 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_61_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_61_fu_662 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_61_o;
            end if; 
        end if;
    end process;

    col_sum_62_fu_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_62_fu_666 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_62_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_62_fu_666 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_62_o;
            end if; 
        end if;
    end process;

    col_sum_63_fu_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_63_fu_670 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_63_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_63_fu_670 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_63_o;
            end if; 
        end if;
    end process;

    col_sum_6_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_6_fu_442 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_6_fu_442 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_6_o;
            end if; 
        end if;
    end process;

    col_sum_7_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_7_fu_446 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_7_fu_446 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_7_o;
            end if; 
        end if;
    end process;

    col_sum_8_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_8_fu_450 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_8_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_8_fu_450 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_8_o;
            end if; 
        end if;
    end process;

    col_sum_9_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_9_fu_454 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_9_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_9_fu_454 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_9_o;
            end if; 
        end if;
    end process;

    col_sum_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                col_sum_fu_418 <= ap_const_lv24_0;
            elsif (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                col_sum_fu_418 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_col_sum_o;
            end if; 
        end if;
    end process;

    i_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_126 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln63_fu_1373_p2 = ap_const_lv1_0))) then 
                i_fu_126 <= add_ln63_fu_1379_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                C_DRAM_read_reg_2009 <= C_DRAM;
                trunc_ln_reg_2852 <= A_DRAM(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                denom_1_reg_3202 <= denom_1_fu_1727_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    tmp_2_reg_2871(13 downto 6) <= tmp_2_fu_1389_p3(13 downto 6);
                trunc_ln4_reg_3196 <= C_DRAM_read_reg_2009(63 downto 2);
                trunc_ln63_reg_2866 <= trunc_ln63_fu_1385_p1;
            end if;
        end if;
    end process;
    tmp_2_reg_2871(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_state12, grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_done, A_0_ARREADY, C_0_AWREADY, C_0_BVALID, ap_CS_fsm_state11, icmp_ln63_fu_1373_p2, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state15, ap_CS_fsm_state20)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln63_fu_1373_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if ((not(((grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_0_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_logic_1 = C_0_BVALID))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A_0_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARADDR, A_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln33_fu_1360_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then 
            A_0_ARADDR <= sext_ln33_fu_1360_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_ARADDR <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARADDR;
        else 
            A_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_0_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARLEN, A_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then 
            A_0_ARLEN <= ap_const_lv64_4000(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_ARLEN <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARLEN;
        else 
            A_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_0_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARVALID, A_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = A_0_ARREADY))) then 
            A_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_ARVALID <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_ARVALID;
        else 
            A_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    A_0_RREADY_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            A_0_RREADY <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_m_axi_A_0_RREADY;
        else 
            A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    A_1_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_address0;
        else 
            A_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    A_1_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            A_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_ce0;
        else 
            A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            A_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_A_1_we0;
        else 
            A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_blk_n_AR_assign_proc : process(m_axi_A_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_blk_n_AR <= m_axi_A_ARREADY;
        else 
            A_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    C_0_AWADDR_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWADDR, C_0_AWREADY, ap_CS_fsm_state19, ap_CS_fsm_state20, sext_ln114_fu_1992_p1)
    begin
        if ((not(((grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_0_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            C_0_AWADDR <= sext_ln114_fu_1992_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            C_0_AWADDR <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWADDR;
        else 
            C_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_0_AWLEN_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWLEN, C_0_AWREADY, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((not(((grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_0_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            C_0_AWLEN <= ap_const_lv64_4000(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            C_0_AWLEN <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWLEN;
        else 
            C_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C_0_AWVALID_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWVALID, C_0_AWREADY, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((not(((grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_0_AWREADY))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            C_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            C_0_AWVALID <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_AWVALID;
        else 
            C_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_0_BREADY_assign_proc : process(ap_CS_fsm_state25, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_BREADY, C_0_BVALID, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_logic_1 = C_0_BVALID))) then 
            C_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            C_0_BREADY <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_BREADY;
        else 
            C_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    C_0_WVALID_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WVALID, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            C_0_WVALID <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_m_axi_C_0_WVALID;
        else 
            C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    C_1_36_address0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_address0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            C_1_36_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_36_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_address0;
        else 
            C_1_36_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    C_1_36_ce0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_ce0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            C_1_36_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_36_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce0;
        else 
            C_1_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_36_ce1_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_36_ce1 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_ce1;
        else 
            C_1_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_36_we0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_36_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we0;
        else 
            C_1_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_36_we1_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_36_we1 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_we1;
        else 
            C_1_36_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_address0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address0, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_address0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            C_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_address0;
        else 
            C_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    C_1_ce0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_ce0, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            C_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_C_1_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce0;
        else 
            C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_ce1_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_ce1 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_ce1;
        else 
            C_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_we0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we0;
        else 
            C_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_we1_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_1_we1 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_C_1_16_we1;
        else 
            C_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_blk_n_AW_assign_proc : process(m_axi_C_AWREADY, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            C_blk_n_AW <= m_axi_C_AWREADY;
        else 
            C_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    C_blk_n_B_assign_proc : process(m_axi_C_BVALID, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            C_blk_n_B <= m_axi_C_BVALID;
        else 
            C_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    add_ln63_fu_1379_p2 <= std_logic_vector(unsigned(i_fu_126) + unsigned(ap_const_lv9_1));
    add_ln75_fu_1675_p2 <= std_logic_vector(signed(sext_ln75_fu_1671_p1) + signed(ap_const_lv25_4000));
    and_ln75_fu_1707_p2 <= (xor_ln75_fu_1701_p2 and tmp_65_fu_1693_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done, C_0_AWREADY)
    begin
        if (((grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_done = ap_const_logic_0) or (ap_const_logic_0 = C_0_AWREADY))) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(C_0_BVALID)
    begin
        if ((ap_const_logic_0 = C_0_BVALID)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(A_0_ARREADY)
    begin
        if ((ap_const_logic_0 = A_0_ARREADY)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state25, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_logic_1 = C_0_BVALID))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state25, C_0_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_logic_1 = C_0_BVALID))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    denom_1_fu_1727_p3 <= 
        select_ln75_fu_1719_p3 when (xor_ln75_1_fu_1713_p2(0) = '1') else 
        denom_fu_1689_p1;
    denom_fu_1689_p1 <= add_ln75_fu_1675_p2(24 - 1 downto 0);
    grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_114_13_VITIS_LOOP_115_14_fu_1016_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_705_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_ap_start_reg;
    grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start <= grp_top_kernel_Pipeline_VITIS_LOOP_92_8_fu_724_ap_start_reg;
    icmp_ln63_fu_1373_p2 <= "1" when (i_fu_126 = ap_const_lv9_100) else "0";

    row_buf_1_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_address0;
        else 
            row_buf_1_address0 <= "XXXX";
        end if; 
    end process;


    row_buf_1_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_ce0;
        else 
            row_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_1_we0;
        else 
            row_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_2_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_address0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_address0;
        else 
            row_buf_2_address0 <= "XXXX";
        end if; 
    end process;


    row_buf_2_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_ce0;
        else 
            row_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_2_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_2_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_2_we0;
        else 
            row_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_3_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_address0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_address0;
        else 
            row_buf_3_address0 <= "XXXX";
        end if; 
    end process;


    row_buf_3_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_ce0;
        else 
            row_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_3_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_3_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_3_we0;
        else 
            row_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_address0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_address0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_address0;
        else 
            row_buf_address0 <= "XXXX";
        end if; 
    end process;


    row_buf_ce0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            row_buf_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_row_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_ce0;
        else 
            row_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_buf_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_buf_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_row_buf_we0;
        else 
            row_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln75_fu_1719_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln75_fu_1707_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln114_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_3196),64));

        sext_ln33_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_2852),64));

        sext_ln75_fu_1671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_713_p_out),25));

    tmp_2_fu_1389_p3 <= (trunc_ln63_fu_1385_p1 & ap_const_lv6_0);
    tmp_65_fu_1693_p3 <= add_ln75_fu_1675_p2(23 downto 23);
    tmp_fu_1681_p3 <= add_ln75_fu_1675_p2(24 downto 24);

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_assign_proc : process(ap_CS_fsm_state18, grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0, grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11_fu_938_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_assign_proc : process(grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 <= grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_856_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln63_fu_1385_p1 <= i_fu_126(8 - 1 downto 0);
    xor_ln75_1_fu_1713_p2 <= (tmp_fu_1681_p3 xor tmp_65_fu_1693_p3);
    xor_ln75_fu_1701_p2 <= (tmp_fu_1681_p3 xor ap_const_lv1_1);
end behav;
