{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@137:151@HdlStmProcess", "\n  assign dma_wren = dma_valid & dma_xfer_req;\n\n  // sync lastaddr to dac clock domain\n\n  always @(posedge dac_clk) begin\n    dma_lastaddr_d <= dma_lastaddr;\n    dma_lastaddr_2d <= dma_lastaddr_d;\n    dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};\n  end\n\n  assign dac_xfer_out = dac_xfer_out_m[2];\n\n  // generate dac read address\n\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@143:153", "    dma_lastaddr_d <= dma_lastaddr;\n    dma_lastaddr_2d <= dma_lastaddr_d;\n    dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};\n  end\n\n  assign dac_xfer_out = dac_xfer_out_m[2];\n\n  // generate dac read address\n\n  always @(posedge dac_clk) begin\n    if(dac_valid == 1'b1) begin\n"]], "Diff Content": {"Delete": [[143, "    dma_lastaddr_d <= dma_lastaddr;\n"], [144, "    dma_lastaddr_2d <= dma_lastaddr_d;\n"]], "Add": [[144, "    dac_lastaddr_d <= dma_lastaddr;\n"], [144, "    dac_lastaddr_2d <= dac_lastaddr_d;\n"]]}}