	component nios_system is
		port (
			bme_csn_export     : out   std_logic;                                        -- export
			bme_irq_export     : in    std_logic                     := 'X';             -- export
			bme_miso_export    : in    std_logic                     := 'X';             -- export
			bme_mosi_export    : out   std_logic;                                        -- export
			bme_sck_export     : out   std_logic;                                        -- export
			clk_clk            : in    std_logic                     := 'X';             -- clk
			keys_export        : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			leds_g_export      : out   std_logic_vector(7 downto 0);                     -- export
			leds_r_export      : out   std_logic_vector(31 downto 0);                    -- export
			nrf_ce_export      : out   std_logic;                                        -- export
			nrf_csn_export     : out   std_logic;                                        -- export
			nrf_irq_export     : in    std_logic                     := 'X';             -- export
			nrf_miso_export    : in    std_logic                     := 'X';             -- export
			nrf_mosi_export    : out   std_logic;                                        -- export
			nrf_sck_export     : out   std_logic;                                        -- export
			reset_reset        : in    std_logic                     := 'X';             -- reset
			sdram_addr         : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba           : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n        : out   std_logic;                                        -- cas_n
			sdram_cke          : out   std_logic;                                        -- cke
			sdram_cs_n         : out   std_logic;                                        -- cs_n
			sdram_dq           : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm          : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n        : out   std_logic;                                        -- ras_n
			sdram_we_n         : out   std_logic;                                        -- we_n
			sdram_clk_clk      : out   std_logic;                                        -- clk
			seven_seg_0_export : out   std_logic_vector(31 downto 0);                    -- export
			seven_seg_1_export : out   std_logic_vector(31 downto 0);                    -- export
			switches_export    : in    std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component nios_system;

