

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Sat Oct 19 10:54:29 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.30 ns|  8.001 ns|     6.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.152 us|  0.152 us|    5|    5|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    421|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     69|    -|
|Register         |        -|    -|     676|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|     676|    570|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_25_1_1_U19  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_25_1_1_U20  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_25_1_1_U21  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_25_1_1_U23  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U22  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U24  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U25  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U26  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_32s_7s_34_1_1_U17   |mul_32s_7s_34_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_7s_34_1_1_U18   |mul_32s_7s_34_1_1   |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  12|  0|  80|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_25ns_25_4_1_U28  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_25ns_25_4_1_U29  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_25ns_25_4_1_U30  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_25ns_25_4_1_U31  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_6ns_25s_25_4_1_U27   |mac_mulsub_16s_6ns_25s_25_4_1   |  i0 - i1 * i2|
    |mac_mulsub_16s_6ns_25s_25_4_1_U32   |mac_mulsub_16s_6ns_25s_25_4_1   |  i0 - i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_333_p2                  |         +|   0|  0|  41|          34|          34|
    |add_ln14_3_fu_408_p2                  |         +|   0|  0|  41|          34|          34|
    |add_ln14_4_fu_447_p2                  |         +|   0|  0|  41|          34|          34|
    |add_ln14_fu_244_p2                    |         +|   0|  0|  41|          34|          34|
    |bias_out_net_sum_1_fu_536_p2          |         +|   0|  0|  23|          16|          16|
    |bias_out_net_sum_fu_378_p2            |         +|   0|  0|  23|          16|          16|
    |cmp_i_i_fu_202_p2                     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln11_1_fu_214_p2                 |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln11_fu_208_p2                   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln12_1_fu_554_p2                 |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln12_fu_387_p2                   |      icmp|   0|  0|  23|          16|           1|
    |agg_result_delta_kmin1_0_0_fu_510_p3  |    select|   0|  0|  16|           1|           1|
    |agg_result_delta_kmin1_1_0_fu_517_p3  |    select|   0|  0|  16|           1|           1|
    |error_1_fu_496_p3                     |    select|   0|  0|  16|           1|          16|
    |error_3_fu_503_p3                     |    select|   0|  0|  16|           1|          16|
    |output_2_fu_560_p3                    |    select|   0|  0|  15|           1|          15|
    |output_3_fu_393_p3                    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 421|         255|         239|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_120_p0            |  20|          4|   32|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  69|         14|   35|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |agg_result_delta_kmin1_0_0_reg_892  |  16|   0|   16|          0|
    |agg_result_delta_kmin1_1_0_reg_897  |  16|   0|   16|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_port_reg_biases_0_0_val          |  16|   0|   16|          0|
    |ap_port_reg_biases_0_1_val          |  16|   0|   16|          0|
    |ap_port_reg_delta_k_0_1_val         |  16|   0|   16|          0|
    |ap_port_reg_p_read30                |  16|   0|   16|          0|
    |ap_port_reg_p_read31                |  16|   0|   16|          0|
    |bias_out_bias_change_reg_847        |  16|   0|   16|          0|
    |biases_0_0_val_read_reg_807         |  16|   0|   16|          0|
    |biases_0_1_val_read_reg_877         |  16|   0|   16|          0|
    |cmp_i_i_reg_738                     |   1|   0|    1|          0|
    |delta_k_0_0_val_read_reg_677        |  16|   0|   16|          0|
    |delta_k_0_1_val_read_reg_754        |  16|   0|   16|          0|
    |icmp_ln11_1_reg_749                 |   1|   0|    1|          0|
    |icmp_ln11_reg_744                   |   1|   0|    1|          0|
    |mul_ln14_3_reg_837                  |  32|   0|   32|          0|
    |output_3_reg_857                    |  15|   0|   15|          0|
    |output_kmin1_0_0_val_read_reg_687   |  16|   0|   16|          0|
    |output_kmin1_0_1_val_read_reg_682   |  16|   0|   16|          0|
    |p_read_1_reg_765                    |  16|   0|   16|          0|
    |p_read_2_reg_692                    |  16|   0|   16|          0|
    |p_read_3_reg_697                    |  16|   0|   16|          0|
    |p_read_reg_760                      |  16|   0|   16|          0|
    |sext_ln12_2_reg_827                 |  32|   0|   32|          0|
    |sext_ln12_9_reg_796                 |  25|   0|   25|          0|
    |sext_ln12_reg_770                   |  32|   0|   32|          0|
    |sext_ln13_1_reg_812                 |  32|   0|   32|          0|
    |sext_ln13_2_reg_707                 |  25|   0|   25|          0|
    |sext_ln13_3_reg_727                 |  25|   0|   25|          0|
    |sext_ln13_reg_775                   |  32|   0|   32|          0|
    |tmp_1_reg_717                       |  16|   0|   16|          0|
    |tmp_2_reg_733                       |  16|   0|   16|          0|
    |tmp_3_reg_802                       |  16|   0|   16|          0|
    |tmp_reg_712                         |  16|   0|   16|          0|
    |weight_out_weight_change_1_reg_842  |  16|   0|   16|          0|
    |weight_out_weight_change_2_reg_862  |  16|   0|   16|          0|
    |weight_out_weight_change_3_reg_872  |  16|   0|   16|          0|
    |weight_out_weight_change_reg_780    |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 676|   0|  676|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_4           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_5           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_6           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_7           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_8           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_9           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|p_read10              |   in|   16|     ap_none|              p_read10|        scalar|
|p_read29              |   in|   16|     ap_none|              p_read29|        scalar|
|p_read30              |   in|   16|     ap_none|              p_read30|        scalar|
|p_read31              |   in|   16|     ap_none|              p_read31|        scalar|
|biases_0_0_val        |   in|   16|     ap_none|        biases_0_0_val|        scalar|
|biases_0_1_val        |   in|   16|     ap_none|        biases_0_1_val|        scalar|
|output_kmin1_0_0_val  |   in|   16|     ap_none|  output_kmin1_0_0_val|        scalar|
|output_kmin1_0_1_val  |   in|   16|     ap_none|  output_kmin1_0_1_val|        scalar|
|delta_k_0_0_val       |   in|   16|     ap_none|       delta_k_0_0_val|        scalar|
|delta_k_0_1_val       |   in|   16|     ap_none|       delta_k_0_1_val|        scalar|
|training              |   in|   16|     ap_none|              training|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

