
FSAE_Pedal_3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800a0b0  0800a0b0  0001a0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a108  0800a108  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800a108  0800a108  0001a108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a110  0800a110  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a110  0800a110  0001a110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a114  0800a114  0001a114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800a118  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000878  20000090  0800a1a8  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000908  0800a1a8  00020908  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c3ab  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c16  00000000  00000000  0003c46b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001428  00000000  00000000  00040088  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001298  00000000  00000000  000414b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000265a3  00000000  00000000  00042748  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013feb  00000000  00000000  00068ceb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d6628  00000000  00000000  0007ccd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001532fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005998  00000000  00000000  0015337c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a098 	.word	0x0800a098

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800a098 	.word	0x0800a098

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b972 	b.w	8000e68 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4688      	mov	r8, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d14b      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000baa:	428a      	cmp	r2, r1
 8000bac:	4615      	mov	r5, r2
 8000bae:	d967      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0720 	rsb	r7, r2, #32
 8000bba:	fa01 f302 	lsl.w	r3, r1, r2
 8000bbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000bc2:	4095      	lsls	r5, r2
 8000bc4:	ea47 0803 	orr.w	r8, r7, r3
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bd4:	fa1f fc85 	uxth.w	ip, r5
 8000bd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be0:	fb07 f10c 	mul.w	r1, r7, ip
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18eb      	adds	r3, r5, r3
 8000bea:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bee:	f080 811b 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8118 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000bf8:	3f02      	subs	r7, #2
 8000bfa:	442b      	add	r3, r5
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c10:	45a4      	cmp	ip, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	192c      	adds	r4, r5, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	f080 8107 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000c1e:	45a4      	cmp	ip, r4
 8000c20:	f240 8104 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000c24:	3802      	subs	r0, #2
 8000c26:	442c      	add	r4, r5
 8000c28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2c:	eba4 040c 	sub.w	r4, r4, ip
 8000c30:	2700      	movs	r7, #0
 8000c32:	b11e      	cbz	r6, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3c:	4639      	mov	r1, r7
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0xbe>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80eb 	beq.w	8000e22 <__udivmoddi4+0x286>
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c52:	4638      	mov	r0, r7
 8000c54:	4639      	mov	r1, r7
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f783 	clz	r7, r3
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d147      	bne.n	8000cf2 <__udivmoddi4+0x156>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xd0>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80fa 	bhi.w	8000e60 <__udivmoddi4+0x2c4>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	4698      	mov	r8, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e0      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000c7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c7e:	e7dd      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000c80:	b902      	cbnz	r2, 8000c84 <__udivmoddi4+0xe8>
 8000c82:	deff      	udf	#255	; 0xff
 8000c84:	fab2 f282 	clz	r2, r2
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	f040 808f 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8e:	1b49      	subs	r1, r1, r5
 8000c90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c94:	fa1f f885 	uxth.w	r8, r5
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cb0:	18eb      	adds	r3, r5, r3
 8000cb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	f200 80cd 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	1a59      	subs	r1, r3, r1
 8000cc2:	b2a3      	uxth	r3, r4
 8000cc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ccc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd0:	fb08 f800 	mul.w	r8, r8, r0
 8000cd4:	45a0      	cmp	r8, r4
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0x14c>
 8000cd8:	192c      	adds	r4, r5, r4
 8000cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x14a>
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	f200 80b6 	bhi.w	8000e52 <__udivmoddi4+0x2b6>
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	eba4 0408 	sub.w	r4, r4, r8
 8000cec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf0:	e79f      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cf6:	40bb      	lsls	r3, r7
 8000cf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d00:	fa01 f407 	lsl.w	r4, r1, r7
 8000d04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d10:	4325      	orrs	r5, r4
 8000d12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d16:	0c2c      	lsrs	r4, r5, #16
 8000d18:	fb08 3319 	mls	r3, r8, r9, r3
 8000d1c:	fa1f fa8e 	uxth.w	sl, lr
 8000d20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d24:	fb09 f40a 	mul.w	r4, r9, sl
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1e 0303 	adds.w	r3, lr, r3
 8000d38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d3c:	f080 8087 	bcs.w	8000e4e <__udivmoddi4+0x2b2>
 8000d40:	429c      	cmp	r4, r3
 8000d42:	f240 8084 	bls.w	8000e4e <__udivmoddi4+0x2b2>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4473      	add	r3, lr
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d60:	45a2      	cmp	sl, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1e 0404 	adds.w	r4, lr, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6c:	d26b      	bcs.n	8000e46 <__udivmoddi4+0x2aa>
 8000d6e:	45a2      	cmp	sl, r4
 8000d70:	d969      	bls.n	8000e46 <__udivmoddi4+0x2aa>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4474      	add	r4, lr
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7e:	eba4 040a 	sub.w	r4, r4, sl
 8000d82:	454c      	cmp	r4, r9
 8000d84:	46c2      	mov	sl, r8
 8000d86:	464b      	mov	r3, r9
 8000d88:	d354      	bcc.n	8000e34 <__udivmoddi4+0x298>
 8000d8a:	d051      	beq.n	8000e30 <__udivmoddi4+0x294>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d069      	beq.n	8000e64 <__udivmoddi4+0x2c8>
 8000d90:	ebb1 050a 	subs.w	r5, r1, sl
 8000d94:	eb64 0403 	sbc.w	r4, r4, r3
 8000d98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d9c:	40fd      	lsrs	r5, r7
 8000d9e:	40fc      	lsrs	r4, r7
 8000da0:	ea4c 0505 	orr.w	r5, ip, r5
 8000da4:	e9c6 5400 	strd	r5, r4, [r6]
 8000da8:	2700      	movs	r7, #0
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f703 	lsr.w	r7, r0, r3
 8000db4:	4095      	lsls	r5, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	fa21 f303 	lsr.w	r3, r1, r3
 8000dbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc2:	4338      	orrs	r0, r7
 8000dc4:	0c01      	lsrs	r1, r0, #16
 8000dc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dca:	fa1f f885 	uxth.w	r8, r5
 8000dce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb07 f308 	mul.w	r3, r7, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	fa04 f402 	lsl.w	r4, r4, r2
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x256>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000de8:	d22f      	bcs.n	8000e4a <__udivmoddi4+0x2ae>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d92d      	bls.n	8000e4a <__udivmoddi4+0x2ae>
 8000dee:	3f02      	subs	r7, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	b281      	uxth	r1, r0
 8000df6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb00 f308 	mul.w	r3, r0, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x27e>
 8000e0a:	1869      	adds	r1, r5, r1
 8000e0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e10:	d217      	bcs.n	8000e42 <__udivmoddi4+0x2a6>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d915      	bls.n	8000e42 <__udivmoddi4+0x2a6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4429      	add	r1, r5
 8000e1a:	1ac9      	subs	r1, r1, r3
 8000e1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e20:	e73b      	b.n	8000c9a <__udivmoddi4+0xfe>
 8000e22:	4637      	mov	r7, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e709      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e28:	4607      	mov	r7, r0
 8000e2a:	e6e7      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6fb      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e30:	4541      	cmp	r1, r8
 8000e32:	d2ab      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e38:	eb69 020e 	sbc.w	r2, r9, lr
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	4613      	mov	r3, r2
 8000e40:	e7a4      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e42:	4660      	mov	r0, ip
 8000e44:	e7e9      	b.n	8000e1a <__udivmoddi4+0x27e>
 8000e46:	4618      	mov	r0, r3
 8000e48:	e795      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4a:	4667      	mov	r7, ip
 8000e4c:	e7d1      	b.n	8000df2 <__udivmoddi4+0x256>
 8000e4e:	4681      	mov	r9, r0
 8000e50:	e77c      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	442c      	add	r4, r5
 8000e56:	e747      	b.n	8000ce8 <__udivmoddi4+0x14c>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	442b      	add	r3, r5
 8000e5e:	e72f      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e60:	4638      	mov	r0, r7
 8000e62:	e708      	b.n	8000c76 <__udivmoddi4+0xda>
 8000e64:	4637      	mov	r7, r6
 8000e66:	e6e9      	b.n	8000c3c <__udivmoddi4+0xa0>

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	0000      	movs	r0, r0
	...

08000e70 <demanded_torque_calculator_step>:
RT_MODEL_demanded_torque_calc_T *const demanded_torque_calculator_M =
  &demanded_torque_calculator_M_;

/* Model step function */
void demanded_torque_calculator_step(void)
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
  /* MATLAB Function: '<S1>/forward_torque_throttle_map' incorporates:
   *  Inport: '<Root>/max_torque'
   *  Inport: '<Root>/regen_percentage'
   *  Inport: '<Root>/throttle'
   */
  if ((demanded_torque_calculator_U.throttle <= 5) &&
 8000e76:	4b72      	ldr	r3, [pc, #456]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000e78:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000e7c:	f04f 0200 	mov.w	r2, #0
 8000e80:	4b70      	ldr	r3, [pc, #448]	; (8001044 <demanded_torque_calculator_step+0x1d4>)
 8000e82:	f7ff fe35 	bl	8000af0 <__aeabi_dcmple>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d012      	beq.n	8000eb2 <demanded_torque_calculator_step+0x42>
      (demanded_torque_calculator_U.throttle >= 0)) {
 8000e8c:	4b6c      	ldr	r3, [pc, #432]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000e8e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
  if ((demanded_torque_calculator_U.throttle <= 5) &&
 8000e92:	f04f 0200 	mov.w	r2, #0
 8000e96:	f04f 0300 	mov.w	r3, #0
 8000e9a:	f7ff fe33 	bl	8000b04 <__aeabi_dcmpge>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d006      	beq.n	8000eb2 <demanded_torque_calculator_step+0x42>
    rtb_torque = 0;
 8000ea4:	f04f 0300 	mov.w	r3, #0
 8000ea8:	f04f 0400 	mov.w	r4, #0
 8000eac:	e9c7 3400 	strd	r3, r4, [r7]
 8000eb0:	e084      	b.n	8000fbc <demanded_torque_calculator_step+0x14c>
  } else if (demanded_torque_calculator_U.regen_percentage == 0) {
 8000eb2:	4b63      	ldr	r3, [pc, #396]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000eb4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eb8:	f04f 0200 	mov.w	r2, #0
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	f7ff fe02 	bl	8000ac8 <__aeabi_dcmpeq>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d03c      	beq.n	8000f44 <demanded_torque_calculator_step+0xd4>
    if (demanded_torque_calculator_U.throttle - 5 < 0) {
 8000eca:	4b5d      	ldr	r3, [pc, #372]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000ecc:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000ed0:	f04f 0200 	mov.w	r2, #0
 8000ed4:	4b5b      	ldr	r3, [pc, #364]	; (8001044 <demanded_torque_calculator_step+0x1d4>)
 8000ed6:	f7ff f9d7 	bl	8000288 <__aeabi_dsub>
 8000eda:	4603      	mov	r3, r0
 8000edc:	460c      	mov	r4, r1
 8000ede:	4618      	mov	r0, r3
 8000ee0:	4621      	mov	r1, r4
 8000ee2:	f04f 0200 	mov.w	r2, #0
 8000ee6:	f04f 0300 	mov.w	r3, #0
 8000eea:	f7ff fdf7 	bl	8000adc <__aeabi_dcmplt>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d006      	beq.n	8000f02 <demanded_torque_calculator_step+0x92>
      rtb_torque = 0;
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	f04f 0400 	mov.w	r4, #0
 8000efc:	e9c7 3400 	strd	r3, r4, [r7]
 8000f00:	e05c      	b.n	8000fbc <demanded_torque_calculator_step+0x14c>
    } else {
      rtb_torque = (demanded_torque_calculator_U.throttle - 5) / 95 *
 8000f02:	4b4f      	ldr	r3, [pc, #316]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000f04:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	4b4d      	ldr	r3, [pc, #308]	; (8001044 <demanded_torque_calculator_step+0x1d4>)
 8000f0e:	f7ff f9bb 	bl	8000288 <__aeabi_dsub>
 8000f12:	4603      	mov	r3, r0
 8000f14:	460c      	mov	r4, r1
 8000f16:	4618      	mov	r0, r3
 8000f18:	4621      	mov	r1, r4
 8000f1a:	a347      	add	r3, pc, #284	; (adr r3, 8001038 <demanded_torque_calculator_step+0x1c8>)
 8000f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f20:	f7ff fc94 	bl	800084c <__aeabi_ddiv>
 8000f24:	4603      	mov	r3, r0
 8000f26:	460c      	mov	r4, r1
 8000f28:	4618      	mov	r0, r3
 8000f2a:	4621      	mov	r1, r4
        demanded_torque_calculator_U.max_torque;
 8000f2c:	4b44      	ldr	r3, [pc, #272]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000f2e:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
      rtb_torque = (demanded_torque_calculator_U.throttle - 5) / 95 *
 8000f32:	461a      	mov	r2, r3
 8000f34:	4623      	mov	r3, r4
 8000f36:	f7ff fb5f 	bl	80005f8 <__aeabi_dmul>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	460c      	mov	r4, r1
 8000f3e:	e9c7 3400 	strd	r3, r4, [r7]
 8000f42:	e03b      	b.n	8000fbc <demanded_torque_calculator_step+0x14c>
    }
  } else if (demanded_torque_calculator_U.throttle - 10 < 0) {
 8000f44:	4b3e      	ldr	r3, [pc, #248]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000f46:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000f4a:	f04f 0200 	mov.w	r2, #0
 8000f4e:	4b3e      	ldr	r3, [pc, #248]	; (8001048 <demanded_torque_calculator_step+0x1d8>)
 8000f50:	f7ff f99a 	bl	8000288 <__aeabi_dsub>
 8000f54:	4603      	mov	r3, r0
 8000f56:	460c      	mov	r4, r1
 8000f58:	4618      	mov	r0, r3
 8000f5a:	4621      	mov	r1, r4
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	f04f 0300 	mov.w	r3, #0
 8000f64:	f7ff fdba 	bl	8000adc <__aeabi_dcmplt>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d006      	beq.n	8000f7c <demanded_torque_calculator_step+0x10c>
    rtb_torque = 0;
 8000f6e:	f04f 0300 	mov.w	r3, #0
 8000f72:	f04f 0400 	mov.w	r4, #0
 8000f76:	e9c7 3400 	strd	r3, r4, [r7]
 8000f7a:	e01f      	b.n	8000fbc <demanded_torque_calculator_step+0x14c>
  } else {
    rtb_torque = (demanded_torque_calculator_U.throttle - 10) / 90 *
 8000f7c:	4b30      	ldr	r3, [pc, #192]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000f7e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	4b30      	ldr	r3, [pc, #192]	; (8001048 <demanded_torque_calculator_step+0x1d8>)
 8000f88:	f7ff f97e 	bl	8000288 <__aeabi_dsub>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	460c      	mov	r4, r1
 8000f90:	4618      	mov	r0, r3
 8000f92:	4621      	mov	r1, r4
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	4b2c      	ldr	r3, [pc, #176]	; (800104c <demanded_torque_calculator_step+0x1dc>)
 8000f9a:	f7ff fc57 	bl	800084c <__aeabi_ddiv>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	460c      	mov	r4, r1
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	4621      	mov	r1, r4
      demanded_torque_calculator_U.max_torque;
 8000fa6:	4b26      	ldr	r3, [pc, #152]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8000fa8:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
    rtb_torque = (demanded_torque_calculator_U.throttle - 10) / 90 *
 8000fac:	461a      	mov	r2, r3
 8000fae:	4623      	mov	r3, r4
 8000fb0:	f7ff fb22 	bl	80005f8 <__aeabi_dmul>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	460c      	mov	r4, r1
 8000fb8:	e9c7 3400 	strd	r3, r4, [r7]
  }

  if (rtb_torque < 0) {
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	f04f 0300 	mov.w	r3, #0
 8000fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fc8:	f7ff fd88 	bl	8000adc <__aeabi_dcmplt>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d006      	beq.n	8000fe0 <demanded_torque_calculator_step+0x170>
    rtb_torque = 0;
 8000fd2:	f04f 0300 	mov.w	r3, #0
 8000fd6:	f04f 0400 	mov.w	r4, #0
 8000fda:	e9c7 3400 	strd	r3, r4, [r7]
 8000fde:	e00e      	b.n	8000ffe <demanded_torque_calculator_step+0x18e>
  } else {
    if (rtb_torque > 240.0) {
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <demanded_torque_calculator_step+0x1e0>)
 8000fe6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fea:	f7ff fd95 	bl	8000b18 <__aeabi_dcmpgt>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d004      	beq.n	8000ffe <demanded_torque_calculator_step+0x18e>
      rtb_torque = 240.0;
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	4c15      	ldr	r4, [pc, #84]	; (8001050 <demanded_torque_calculator_step+0x1e0>)
 8000ffa:	e9c7 3400 	strd	r3, r4, [r7]

  /* Switch: '<S2>/Switch2' incorporates:
   *  Inport: '<Root>/max_torque'
   *  RelationalOperator: '<S2>/LowerRelop1'
   */
  if (rtb_torque > demanded_torque_calculator_U.max_torque) {
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8001000:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001004:	461a      	mov	r2, r3
 8001006:	4623      	mov	r3, r4
 8001008:	e9d7 0100 	ldrd	r0, r1, [r7]
 800100c:	f7ff fd84 	bl	8000b18 <__aeabi_dcmpgt>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d006      	beq.n	8001024 <demanded_torque_calculator_step+0x1b4>
    /* Outport: '<Root>/demanded_torque' */
    demanded_torque_calculator_Y.demanded_torque =
      demanded_torque_calculator_U.max_torque;
 8001016:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <demanded_torque_calculator_step+0x1d0>)
 8001018:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
    demanded_torque_calculator_Y.demanded_torque =
 800101c:	4a0d      	ldr	r2, [pc, #52]	; (8001054 <demanded_torque_calculator_step+0x1e4>)
 800101e:	e9c2 3400 	strd	r3, r4, [r2]
     */
    demanded_torque_calculator_Y.demanded_torque = rtb_torque;
  }

  /* End of Switch: '<S2>/Switch2' */
}
 8001022:	e004      	b.n	800102e <demanded_torque_calculator_step+0x1be>
    demanded_torque_calculator_Y.demanded_torque = rtb_torque;
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <demanded_torque_calculator_step+0x1e4>)
 8001026:	e9d7 3400 	ldrd	r3, r4, [r7]
 800102a:	e9c2 3400 	strd	r3, r4, [r2]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	bd90      	pop	{r4, r7, pc}
 8001036:	bf00      	nop
 8001038:	00000000 	.word	0x00000000
 800103c:	4057c000 	.word	0x4057c000
 8001040:	200000d0 	.word	0x200000d0
 8001044:	40140000 	.word	0x40140000
 8001048:	40240000 	.word	0x40240000
 800104c:	40568000 	.word	0x40568000
 8001050:	406e0000 	.word	0x406e0000
 8001054:	200000c8 	.word	0x200000c8

08001058 <demanded_torque_calculator_initialize>:

/* Model initialize function */
void demanded_torque_calculator_initialize(void)
{
 8001058:	b598      	push	{r3, r4, r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* Registration code */

  /* initialize error status */
  rtmSetErrorStatus(demanded_torque_calculator_M, (NULL));
 800105c:	4b08      	ldr	r3, [pc, #32]	; (8001080 <demanded_torque_calculator_initialize+0x28>)
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]

  /* external inputs */
  (void)memset(&demanded_torque_calculator_U, 0, sizeof
 8001062:	2218      	movs	r2, #24
 8001064:	2100      	movs	r1, #0
 8001066:	4807      	ldr	r0, [pc, #28]	; (8001084 <demanded_torque_calculator_initialize+0x2c>)
 8001068:	f008 fbbe 	bl	80097e8 <memset>
               (ExtU_demanded_torque_calculat_T));

  /* external outputs */
  demanded_torque_calculator_Y.demanded_torque = 0.0;
 800106c:	4a06      	ldr	r2, [pc, #24]	; (8001088 <demanded_torque_calculator_initialize+0x30>)
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	f04f 0400 	mov.w	r4, #0
 8001076:	e9c2 3400 	strd	r3, r4, [r2]
}
 800107a:	bf00      	nop
 800107c:	bd98      	pop	{r3, r4, r7, pc}
 800107e:	bf00      	nop
 8001080:	200000ac 	.word	0x200000ac
 8001084:	200000d0 	.word	0x200000d0
 8001088:	200000c8 	.word	0x200000c8

0800108c <calculate_max_torque.11071>:

  // TEMP VALUESSS
  max_cnt_pwr = 100;
  mtr_spd = 0;

  uint16_t calculate_max_torque(){
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4663      	mov	r3, ip
 8001094:	f8c7 c004 	str.w	ip, [r7, #4]
	  if (mtr_spd == 0){
 8001098:	885a      	ldrh	r2, [r3, #2]
 800109a:	2a00      	cmp	r2, #0
 800109c:	d101      	bne.n	80010a2 <calculate_max_torque.11071+0x16>
		  return 240;
 800109e:	23f0      	movs	r3, #240	; 0xf0
 80010a0:	e004      	b.n	80010ac <calculate_max_torque.11071+0x20>
	  }

	  return max_cnt_pwr / mtr_spd;
 80010a2:	881a      	ldrh	r2, [r3, #0]
 80010a4:	885b      	ldrh	r3, [r3, #2]
 80010a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010aa:	b29b      	uxth	r3, r3
  }
 80010ac:	4618      	mov	r0, r3
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <main>:
{
 80010b8:	b590      	push	{r4, r7, lr}
 80010ba:	b089      	sub	sp, #36	; 0x24
 80010bc:	af00      	add	r7, sp, #0
int main(void)
 80010be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010c2:	617b      	str	r3, [r7, #20]
  HAL_Init();
 80010c4:	f000 fd7c 	bl	8001bc0 <HAL_Init>
  SystemClock_Config();
 80010c8:	f000 f89a 	bl	8001200 <SystemClock_Config>
  MX_GPIO_Init();
 80010cc:	f000 fa2a 	bl	8001524 <MX_GPIO_Init>
  MX_I2C1_Init();
 80010d0:	f000 f96a 	bl	80013a8 <MX_I2C1_Init>
  MX_I2S3_Init();
 80010d4:	f000 f996 	bl	8001404 <MX_I2S3_Init>
  MX_SPI1_Init();
 80010d8:	f000 f9c4 	bl	8001464 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80010dc:	f008 f842 	bl	8009164 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 80010e0:	f000 f910 	bl	8001304 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80010e4:	f000 f9f4 	bl	80014d0 <MX_USART2_UART_Init>
  max_cnt_pwr = 100;
 80010e8:	2364      	movs	r3, #100	; 0x64
 80010ea:	823b      	strh	r3, [r7, #16]
  mtr_spd = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	827b      	strh	r3, [r7, #18]


  /** Initialize torque calculator object  **/
  demanded_torque_calculator_initialize();
 80010f0:	f7ff ffb2 	bl	8001058 <demanded_torque_calculator_initialize>

  while (1)
  {

	  /** Get ADC value **/
	  HAL_ADC_Start(&hadc1);
 80010f4:	483c      	ldr	r0, [pc, #240]	; (80011e8 <main+0x130>)
 80010f6:	f000 fe3b 	bl	8001d70 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80010fa:	f04f 31ff 	mov.w	r1, #4294967295
 80010fe:	483a      	ldr	r0, [pc, #232]	; (80011e8 <main+0x130>)
 8001100:	f000 fefc 	bl	8001efc <HAL_ADC_PollForConversion>
	  raw = HAL_ADC_GetValue(&hadc1);
 8001104:	4838      	ldr	r0, [pc, #224]	; (80011e8 <main+0x130>)
 8001106:	f000 ff7d 	bl	8002004 <HAL_ADC_GetValue>
 800110a:	4603      	mov	r3, r0
 800110c:	83fb      	strh	r3, [r7, #30]


	  /** Convert [sensor voltage] -> [% throttle activated] **/
	  percent = round((raw/4095.0)*100.0);
 800110e:	8bfb      	ldrh	r3, [r7, #30]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa07 	bl	8000524 <__aeabi_i2d>
 8001116:	a332      	add	r3, pc, #200	; (adr r3, 80011e0 <main+0x128>)
 8001118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111c:	f7ff fb96 	bl	800084c <__aeabi_ddiv>
 8001120:	4603      	mov	r3, r0
 8001122:	460c      	mov	r4, r1
 8001124:	4618      	mov	r0, r3
 8001126:	4621      	mov	r1, r4
 8001128:	f04f 0200 	mov.w	r2, #0
 800112c:	4b2f      	ldr	r3, [pc, #188]	; (80011ec <main+0x134>)
 800112e:	f7ff fa63 	bl	80005f8 <__aeabi_dmul>
 8001132:	4603      	mov	r3, r0
 8001134:	460c      	mov	r4, r1
 8001136:	ec44 3b17 	vmov	d7, r3, r4
 800113a:	eeb0 0a47 	vmov.f32	s0, s14
 800113e:	eef0 0a67 	vmov.f32	s1, s15
 8001142:	f008 ff5f 	bl	800a004 <round>
 8001146:	ec54 3b10 	vmov	r3, r4, d0
 800114a:	4618      	mov	r0, r3
 800114c:	4621      	mov	r1, r4
 800114e:	f7ff fced 	bl	8000b2c <__aeabi_d2uiz>
 8001152:	4603      	mov	r3, r0
 8001154:	83bb      	strh	r3, [r7, #28]
	  percent = 100 - percent;
 8001156:	8bbb      	ldrh	r3, [r7, #28]
 8001158:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800115c:	83bb      	strh	r3, [r7, #28]


	  /** Set inputs for torque_calculator **/
	  demanded_torque_calculator_U.regen_percentage = 0; // regen not yet implemented
 800115e:	4a24      	ldr	r2, [pc, #144]	; (80011f0 <main+0x138>)
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	f04f 0400 	mov.w	r4, #0
 8001168:	e9c2 3400 	strd	r3, r4, [r2]
	  demanded_torque_calculator_U.throttle = percent;
 800116c:	8bbb      	ldrh	r3, [r7, #28]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff f9c8 	bl	8000504 <__aeabi_ui2d>
 8001174:	4603      	mov	r3, r0
 8001176:	460c      	mov	r4, r1
 8001178:	4a1d      	ldr	r2, [pc, #116]	; (80011f0 <main+0x138>)
 800117a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	  demanded_torque_calculator_U.max_torque = calculate_max_torque();
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	469c      	mov	ip, r3
 8001184:	f7ff ff82 	bl	800108c <calculate_max_torque.11071>
 8001188:	4603      	mov	r3, r0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9ba 	bl	8000504 <__aeabi_ui2d>
 8001190:	4603      	mov	r3, r0
 8001192:	460c      	mov	r4, r1
 8001194:	4a16      	ldr	r2, [pc, #88]	; (80011f0 <main+0x138>)
 8001196:	e9c2 3404 	strd	r3, r4, [r2, #16]


	  /** Step (calculate model outputs from inputs) **/
	  demanded_torque_calculator_step();
 800119a:	f7ff fe69 	bl	8000e70 <demanded_torque_calculator_step>


	  /** Get outputs from torque_calculator object **/
	  dmd_trq = demanded_torque_calculator_Y.demanded_torque;
 800119e:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <main+0x13c>)
 80011a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80011a4:	4618      	mov	r0, r3
 80011a6:	4621      	mov	r1, r4
 80011a8:	f7ff fcc0 	bl	8000b2c <__aeabi_d2uiz>
 80011ac:	4603      	mov	r3, r0
 80011ae:	837b      	strh	r3, [r7, #26]


	  /** Convert to string and print to serial **/
	  sprintf(msg, "%hu\r\n", dmd_trq); // [percent] or [dmd_trq]
 80011b0:	8b7a      	ldrh	r2, [r7, #26]
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4910      	ldr	r1, [pc, #64]	; (80011f8 <main+0x140>)
 80011b6:	4618      	mov	r0, r3
 80011b8:	f008 fbd6 	bl	8009968 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f806 	bl	80001d0 <strlen>
 80011c4:	4603      	mov	r3, r0
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	1d39      	adds	r1, r7, #4
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295
 80011ce:	480b      	ldr	r0, [pc, #44]	; (80011fc <main+0x144>)
 80011d0:	f004 fd23 	bl	8005c1a <HAL_UART_Transmit>


	  /** Pretend we have something else to do for a while **/
	  HAL_Delay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f000 fd65 	bl	8001ca4 <HAL_Delay>




    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80011da:	f007 ffe9 	bl	80091b0 <MX_USB_HOST_Process>
	  HAL_ADC_Start(&hadc1);
 80011de:	e789      	b.n	80010f4 <main+0x3c>
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40affe00 	.word	0x40affe00
 80011e8:	2000013c 	.word	0x2000013c
 80011ec:	40590000 	.word	0x40590000
 80011f0:	200000d0 	.word	0x200000d0
 80011f4:	200000c8 	.word	0x200000c8
 80011f8:	0800a0b0 	.word	0x0800a0b0
 80011fc:	200001dc 	.word	0x200001dc

08001200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b098      	sub	sp, #96	; 0x60
 8001204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001206:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800120a:	2230      	movs	r2, #48	; 0x30
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f008 faea 	bl	80097e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	4b31      	ldr	r3, [pc, #196]	; (80012fc <SystemClock_Config+0xfc>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	4a30      	ldr	r2, [pc, #192]	; (80012fc <SystemClock_Config+0xfc>)
 800123c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001240:	6413      	str	r3, [r2, #64]	; 0x40
 8001242:	4b2e      	ldr	r3, [pc, #184]	; (80012fc <SystemClock_Config+0xfc>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800124e:	2300      	movs	r3, #0
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	4b2b      	ldr	r3, [pc, #172]	; (8001300 <SystemClock_Config+0x100>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a2a      	ldr	r2, [pc, #168]	; (8001300 <SystemClock_Config+0x100>)
 8001258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	4b28      	ldr	r3, [pc, #160]	; (8001300 <SystemClock_Config+0x100>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800126a:	2301      	movs	r3, #1
 800126c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800126e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001272:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001274:	2302      	movs	r3, #2
 8001276:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001278:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800127c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800127e:	2308      	movs	r3, #8
 8001280:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001282:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001286:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001288:	2302      	movs	r3, #2
 800128a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800128c:	2307      	movs	r3, #7
 800128e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001290:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001294:	4618      	mov	r0, r3
 8001296:	f003 fe6f 	bl	8004f78 <HAL_RCC_OscConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80012a0:	f000 fa30 	bl	8001704 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a4:	230f      	movs	r3, #15
 80012a6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a8:	2302      	movs	r3, #2
 80012aa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012b4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012bc:	f107 031c 	add.w	r3, r7, #28
 80012c0:	2105      	movs	r1, #5
 80012c2:	4618      	mov	r0, r3
 80012c4:	f004 f8c8 	bl	8005458 <HAL_RCC_ClockConfig>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80012ce:	f000 fa19 	bl	8001704 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80012d2:	2301      	movs	r3, #1
 80012d4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80012d6:	23c0      	movs	r3, #192	; 0xc0
 80012d8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80012da:	2302      	movs	r3, #2
 80012dc:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	4618      	mov	r0, r3
 80012e4:	f004 faaa 	bl	800583c <HAL_RCCEx_PeriphCLKConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80012ee:	f000 fa09 	bl	8001704 <Error_Handler>
  }
}
 80012f2:	bf00      	nop
 80012f4:	3760      	adds	r7, #96	; 0x60
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40007000 	.word	0x40007000

08001304 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800130a:	463b      	mov	r3, r7
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001316:	4b21      	ldr	r3, [pc, #132]	; (800139c <MX_ADC1_Init+0x98>)
 8001318:	4a21      	ldr	r2, [pc, #132]	; (80013a0 <MX_ADC1_Init+0x9c>)
 800131a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <MX_ADC1_Init+0x98>)
 800131e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001322:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001324:	4b1d      	ldr	r3, [pc, #116]	; (800139c <MX_ADC1_Init+0x98>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800132a:	4b1c      	ldr	r3, [pc, #112]	; (800139c <MX_ADC1_Init+0x98>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001330:	4b1a      	ldr	r3, [pc, #104]	; (800139c <MX_ADC1_Init+0x98>)
 8001332:	2200      	movs	r2, #0
 8001334:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <MX_ADC1_Init+0x98>)
 8001338:	2200      	movs	r2, #0
 800133a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <MX_ADC1_Init+0x98>)
 8001340:	2200      	movs	r2, #0
 8001342:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <MX_ADC1_Init+0x98>)
 8001346:	4a17      	ldr	r2, [pc, #92]	; (80013a4 <MX_ADC1_Init+0xa0>)
 8001348:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <MX_ADC1_Init+0x98>)
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_ADC1_Init+0x98>)
 8001352:	2201      	movs	r2, #1
 8001354:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001356:	4b11      	ldr	r3, [pc, #68]	; (800139c <MX_ADC1_Init+0x98>)
 8001358:	2200      	movs	r2, #0
 800135a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <MX_ADC1_Init+0x98>)
 8001360:	2201      	movs	r2, #1
 8001362:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001364:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_ADC1_Init+0x98>)
 8001366:	f000 fcbf 	bl	8001ce8 <HAL_ADC_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001370:	f000 f9c8 	bl	8001704 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001374:	2300      	movs	r3, #0
 8001376:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001378:	2301      	movs	r3, #1
 800137a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800137c:	2300      	movs	r3, #0
 800137e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001380:	463b      	mov	r3, r7
 8001382:	4619      	mov	r1, r3
 8001384:	4805      	ldr	r0, [pc, #20]	; (800139c <MX_ADC1_Init+0x98>)
 8001386:	f000 fe4b 	bl	8002020 <HAL_ADC_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001390:	f000 f9b8 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000013c 	.word	0x2000013c
 80013a0:	40012000 	.word	0x40012000
 80013a4:	0f000001 	.word	0x0f000001

080013a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013ae:	4a13      	ldr	r2, [pc, #76]	; (80013fc <MX_I2C1_Init+0x54>)
 80013b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013b4:	4a12      	ldr	r2, [pc, #72]	; (8001400 <MX_I2C1_Init+0x58>)
 80013b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013cc:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013d8:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013e4:	4804      	ldr	r0, [pc, #16]	; (80013f8 <MX_I2C1_Init+0x50>)
 80013e6:	f002 ffef 	bl	80043c8 <HAL_I2C_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013f0:	f000 f988 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200000e8 	.word	0x200000e8
 80013fc:	40005400 	.word	0x40005400
 8001400:	000186a0 	.word	0x000186a0

08001404 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001408:	4b13      	ldr	r3, [pc, #76]	; (8001458 <MX_I2S3_Init+0x54>)
 800140a:	4a14      	ldr	r2, [pc, #80]	; (800145c <MX_I2S3_Init+0x58>)
 800140c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800140e:	4b12      	ldr	r3, [pc, #72]	; (8001458 <MX_I2S3_Init+0x54>)
 8001410:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001414:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <MX_I2S3_Init+0x54>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800141c:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_I2S3_Init+0x54>)
 800141e:	2200      	movs	r2, #0
 8001420:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001422:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <MX_I2S3_Init+0x54>)
 8001424:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001428:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800142a:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <MX_I2S3_Init+0x54>)
 800142c:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <MX_I2S3_Init+0x5c>)
 800142e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_I2S3_Init+0x54>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <MX_I2S3_Init+0x54>)
 8001438:	2200      	movs	r2, #0
 800143a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_I2S3_Init+0x54>)
 800143e:	2200      	movs	r2, #0
 8001440:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <MX_I2S3_Init+0x54>)
 8001444:	f003 f8f8 	bl	8004638 <HAL_I2S_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800144e:	f000 f959 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000021c 	.word	0x2000021c
 800145c:	40003c00 	.word	0x40003c00
 8001460:	00017700 	.word	0x00017700

08001464 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001468:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <MX_SPI1_Init+0x64>)
 800146a:	4a18      	ldr	r2, [pc, #96]	; (80014cc <MX_SPI1_Init+0x68>)
 800146c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <MX_SPI1_Init+0x64>)
 8001470:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001474:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <MX_SPI1_Init+0x64>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <MX_SPI1_Init+0x64>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <MX_SPI1_Init+0x64>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001488:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <MX_SPI1_Init+0x64>)
 800148a:	2200      	movs	r2, #0
 800148c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <MX_SPI1_Init+0x64>)
 8001490:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001494:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <MX_SPI1_Init+0x64>)
 8001498:	2200      	movs	r2, #0
 800149a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <MX_SPI1_Init+0x64>)
 800149e:	2200      	movs	r2, #0
 80014a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <MX_SPI1_Init+0x64>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a8:	4b07      	ldr	r3, [pc, #28]	; (80014c8 <MX_SPI1_Init+0x64>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014ae:	4b06      	ldr	r3, [pc, #24]	; (80014c8 <MX_SPI1_Init+0x64>)
 80014b0:	220a      	movs	r2, #10
 80014b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014b4:	4804      	ldr	r0, [pc, #16]	; (80014c8 <MX_SPI1_Init+0x64>)
 80014b6:	f004 faff 	bl	8005ab8 <HAL_SPI_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014c0:	f000 f920 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000184 	.word	0x20000184
 80014cc:	40013000 	.word	0x40013000

080014d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d4:	4b11      	ldr	r3, [pc, #68]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014d6:	4a12      	ldr	r2, [pc, #72]	; (8001520 <MX_USART2_UART_Init+0x50>)
 80014d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ee:	4b0b      	ldr	r3, [pc, #44]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014f6:	220c      	movs	r2, #12
 80014f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <MX_USART2_UART_Init+0x4c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <MX_USART2_UART_Init+0x4c>)
 8001502:	2200      	movs	r2, #0
 8001504:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001506:	4805      	ldr	r0, [pc, #20]	; (800151c <MX_USART2_UART_Init+0x4c>)
 8001508:	f004 fb3a 	bl	8005b80 <HAL_UART_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001512:	f000 f8f7 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	200001dc 	.word	0x200001dc
 8001520:	40004400 	.word	0x40004400

08001524 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	; 0x30
 8001528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152a:	f107 031c 	add.w	r3, r7, #28
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	4b6b      	ldr	r3, [pc, #428]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a6a      	ldr	r2, [pc, #424]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001544:	f043 0310 	orr.w	r3, r3, #16
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b68      	ldr	r3, [pc, #416]	; (80016ec <MX_GPIO_Init+0x1c8>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0310 	and.w	r3, r3, #16
 8001552:	61bb      	str	r3, [r7, #24]
 8001554:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	4b64      	ldr	r3, [pc, #400]	; (80016ec <MX_GPIO_Init+0x1c8>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	4a63      	ldr	r2, [pc, #396]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001560:	f043 0304 	orr.w	r3, r3, #4
 8001564:	6313      	str	r3, [r2, #48]	; 0x30
 8001566:	4b61      	ldr	r3, [pc, #388]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	f003 0304 	and.w	r3, r3, #4
 800156e:	617b      	str	r3, [r7, #20]
 8001570:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	4b5d      	ldr	r3, [pc, #372]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a5c      	ldr	r2, [pc, #368]	; (80016ec <MX_GPIO_Init+0x1c8>)
 800157c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b5a      	ldr	r3, [pc, #360]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	4b56      	ldr	r3, [pc, #344]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a55      	ldr	r2, [pc, #340]	; (80016ec <MX_GPIO_Init+0x1c8>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b53      	ldr	r3, [pc, #332]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	4b4f      	ldr	r3, [pc, #316]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a4e      	ldr	r2, [pc, #312]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015b4:	f043 0302 	orr.w	r3, r3, #2
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b4c      	ldr	r3, [pc, #304]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	4b48      	ldr	r3, [pc, #288]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a47      	ldr	r2, [pc, #284]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015d0:	f043 0308 	orr.w	r3, r3, #8
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b45      	ldr	r3, [pc, #276]	; (80016ec <MX_GPIO_Init+0x1c8>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0308 	and.w	r3, r3, #8
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2108      	movs	r1, #8
 80015e6:	4842      	ldr	r0, [pc, #264]	; (80016f0 <MX_GPIO_Init+0x1cc>)
 80015e8:	f001 f9e4 	bl	80029b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	2101      	movs	r1, #1
 80015f0:	4840      	ldr	r0, [pc, #256]	; (80016f4 <MX_GPIO_Init+0x1d0>)
 80015f2:	f001 f9df 	bl	80029b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80015f6:	2200      	movs	r2, #0
 80015f8:	f24f 0110 	movw	r1, #61456	; 0xf010
 80015fc:	483e      	ldr	r0, [pc, #248]	; (80016f8 <MX_GPIO_Init+0x1d4>)
 80015fe:	f001 f9d9 	bl	80029b4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001602:	2308      	movs	r3, #8
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	2301      	movs	r3, #1
 8001608:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 031c 	add.w	r3, r7, #28
 8001616:	4619      	mov	r1, r3
 8001618:	4835      	ldr	r0, [pc, #212]	; (80016f0 <MX_GPIO_Init+0x1cc>)
 800161a:	f001 f831 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800161e:	2301      	movs	r3, #1
 8001620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800162e:	f107 031c 	add.w	r3, r7, #28
 8001632:	4619      	mov	r1, r3
 8001634:	482f      	ldr	r0, [pc, #188]	; (80016f4 <MX_GPIO_Init+0x1d0>)
 8001636:	f001 f823 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800163a:	2308      	movs	r3, #8
 800163c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800164a:	2305      	movs	r3, #5
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800164e:	f107 031c 	add.w	r3, r7, #28
 8001652:	4619      	mov	r1, r3
 8001654:	4827      	ldr	r0, [pc, #156]	; (80016f4 <MX_GPIO_Init+0x1d0>)
 8001656:	f001 f813 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800165a:	2304      	movs	r3, #4
 800165c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165e:	2300      	movs	r3, #0
 8001660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 031c 	add.w	r3, r7, #28
 800166a:	4619      	mov	r1, r3
 800166c:	4823      	ldr	r0, [pc, #140]	; (80016fc <MX_GPIO_Init+0x1d8>)
 800166e:	f001 f807 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001672:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001678:	2302      	movs	r3, #2
 800167a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001684:	2305      	movs	r3, #5
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001688:	f107 031c 	add.w	r3, r7, #28
 800168c:	4619      	mov	r1, r3
 800168e:	481b      	ldr	r0, [pc, #108]	; (80016fc <MX_GPIO_Init+0x1d8>)
 8001690:	f000 fff6 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001694:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001698:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169a:	2301      	movs	r3, #1
 800169c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a2:	2300      	movs	r3, #0
 80016a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a6:	f107 031c 	add.w	r3, r7, #28
 80016aa:	4619      	mov	r1, r3
 80016ac:	4812      	ldr	r0, [pc, #72]	; (80016f8 <MX_GPIO_Init+0x1d4>)
 80016ae:	f000 ffe7 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80016b2:	2320      	movs	r3, #32
 80016b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016be:	f107 031c 	add.w	r3, r7, #28
 80016c2:	4619      	mov	r1, r3
 80016c4:	480c      	ldr	r0, [pc, #48]	; (80016f8 <MX_GPIO_Init+0x1d4>)
 80016c6:	f000 ffdb 	bl	8002680 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80016ca:	2302      	movs	r3, #2
 80016cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016ce:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <MX_GPIO_Init+0x1dc>)
 80016d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	4619      	mov	r1, r3
 80016dc:	4804      	ldr	r0, [pc, #16]	; (80016f0 <MX_GPIO_Init+0x1cc>)
 80016de:	f000 ffcf 	bl	8002680 <HAL_GPIO_Init>

}
 80016e2:	bf00      	nop
 80016e4:	3730      	adds	r7, #48	; 0x30
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40020800 	.word	0x40020800
 80016f8:	40020c00 	.word	0x40020c00
 80016fc:	40020400 	.word	0x40020400
 8001700:	10120000 	.word	0x10120000

08001704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b10      	ldr	r3, [pc, #64]	; (8001760 <HAL_MspInit+0x4c>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	4a0f      	ldr	r2, [pc, #60]	; (8001760 <HAL_MspInit+0x4c>)
 8001724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001728:	6453      	str	r3, [r2, #68]	; 0x44
 800172a:	4b0d      	ldr	r3, [pc, #52]	; (8001760 <HAL_MspInit+0x4c>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	603b      	str	r3, [r7, #0]
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <HAL_MspInit+0x4c>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173e:	4a08      	ldr	r2, [pc, #32]	; (8001760 <HAL_MspInit+0x4c>)
 8001740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001744:	6413      	str	r3, [r2, #64]	; 0x40
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_MspInit+0x4c>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001752:	2007      	movs	r0, #7
 8001754:	f000 ff52 	bl	80025fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40023800 	.word	0x40023800

08001764 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	; 0x28
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a17      	ldr	r2, [pc, #92]	; (80017e0 <HAL_ADC_MspInit+0x7c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d127      	bne.n	80017d6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	4b16      	ldr	r3, [pc, #88]	; (80017e4 <HAL_ADC_MspInit+0x80>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	4a15      	ldr	r2, [pc, #84]	; (80017e4 <HAL_ADC_MspInit+0x80>)
 8001790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001794:	6453      	str	r3, [r2, #68]	; 0x44
 8001796:	4b13      	ldr	r3, [pc, #76]	; (80017e4 <HAL_ADC_MspInit+0x80>)
 8001798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <HAL_ADC_MspInit+0x80>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a0e      	ldr	r2, [pc, #56]	; (80017e4 <HAL_ADC_MspInit+0x80>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <HAL_ADC_MspInit+0x80>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017be:	2301      	movs	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c2:	2303      	movs	r3, #3
 80017c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <HAL_ADC_MspInit+0x84>)
 80017d2:	f000 ff55 	bl	8002680 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017d6:	bf00      	nop
 80017d8:	3728      	adds	r7, #40	; 0x28
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40012000 	.word	0x40012000
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020000 	.word	0x40020000

080017ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08a      	sub	sp, #40	; 0x28
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a19      	ldr	r2, [pc, #100]	; (8001870 <HAL_I2C_MspInit+0x84>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d12c      	bne.n	8001868 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a17      	ldr	r2, [pc, #92]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b15      	ldr	r3, [pc, #84]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800182a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800182e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001830:	2312      	movs	r3, #18
 8001832:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001834:	2301      	movs	r3, #1
 8001836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001838:	2300      	movs	r3, #0
 800183a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800183c:	2304      	movs	r3, #4
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4619      	mov	r1, r3
 8001846:	480c      	ldr	r0, [pc, #48]	; (8001878 <HAL_I2C_MspInit+0x8c>)
 8001848:	f000 ff1a 	bl	8002680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	4b08      	ldr	r3, [pc, #32]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001854:	4a07      	ldr	r2, [pc, #28]	; (8001874 <HAL_I2C_MspInit+0x88>)
 8001856:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800185a:	6413      	str	r3, [r2, #64]	; 0x40
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <HAL_I2C_MspInit+0x88>)
 800185e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001860:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001868:	bf00      	nop
 800186a:	3728      	adds	r7, #40	; 0x28
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40005400 	.word	0x40005400
 8001874:	40023800 	.word	0x40023800
 8001878:	40020400 	.word	0x40020400

0800187c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a28      	ldr	r2, [pc, #160]	; (800193c <HAL_I2S_MspInit+0xc0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d14a      	bne.n	8001934 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b27      	ldr	r3, [pc, #156]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	4a26      	ldr	r2, [pc, #152]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018ac:	6413      	str	r3, [r2, #64]	; 0x40
 80018ae:	4b24      	ldr	r3, [pc, #144]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b20      	ldr	r3, [pc, #128]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	4a1f      	ldr	r2, [pc, #124]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ca:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	4b19      	ldr	r3, [pc, #100]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4a18      	ldr	r2, [pc, #96]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018e0:	f043 0304 	orr.w	r3, r3, #4
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4b16      	ldr	r3, [pc, #88]	; (8001940 <HAL_I2S_MspInit+0xc4>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f003 0304 	and.w	r3, r3, #4
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80018f2:	2310      	movs	r3, #16
 80018f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	2302      	movs	r3, #2
 80018f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001902:	2306      	movs	r3, #6
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	480d      	ldr	r0, [pc, #52]	; (8001944 <HAL_I2S_MspInit+0xc8>)
 800190e:	f000 feb7 	bl	8002680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001912:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001924:	2306      	movs	r3, #6
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	4619      	mov	r1, r3
 800192e:	4806      	ldr	r0, [pc, #24]	; (8001948 <HAL_I2S_MspInit+0xcc>)
 8001930:	f000 fea6 	bl	8002680 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001934:	bf00      	nop
 8001936:	3728      	adds	r7, #40	; 0x28
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40003c00 	.word	0x40003c00
 8001940:	40023800 	.word	0x40023800
 8001944:	40020000 	.word	0x40020000
 8001948:	40020800 	.word	0x40020800

0800194c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a19      	ldr	r2, [pc, #100]	; (80019d0 <HAL_SPI_MspInit+0x84>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d12b      	bne.n	80019c6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <HAL_SPI_MspInit+0x88>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	4a17      	ldr	r2, [pc, #92]	; (80019d4 <HAL_SPI_MspInit+0x88>)
 8001978:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800197c:	6453      	str	r3, [r2, #68]	; 0x44
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <HAL_SPI_MspInit+0x88>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001982:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <HAL_SPI_MspInit+0x88>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a10      	ldr	r2, [pc, #64]	; (80019d4 <HAL_SPI_MspInit+0x88>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <HAL_SPI_MspInit+0x88>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80019a6:	23e0      	movs	r3, #224	; 0xe0
 80019a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019b6:	2305      	movs	r3, #5
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	4805      	ldr	r0, [pc, #20]	; (80019d8 <HAL_SPI_MspInit+0x8c>)
 80019c2:	f000 fe5d 	bl	8002680 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80019c6:	bf00      	nop
 80019c8:	3728      	adds	r7, #40	; 0x28
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40013000 	.word	0x40013000
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40020000 	.word	0x40020000

080019dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a19      	ldr	r2, [pc, #100]	; (8001a60 <HAL_UART_MspInit+0x84>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d12b      	bne.n	8001a56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	4a10      	ldr	r2, [pc, #64]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a36:	230c      	movs	r3, #12
 8001a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a42:	2303      	movs	r3, #3
 8001a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a46:	2307      	movs	r3, #7
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	; (8001a68 <HAL_UART_MspInit+0x8c>)
 8001a52:	f000 fe15 	bl	8002680 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a56:	bf00      	nop
 8001a58:	3728      	adds	r7, #40	; 0x28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40004400 	.word	0x40004400
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40020000 	.word	0x40020000

08001a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <NMI_Handler+0x4>

08001a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <HardFault_Handler+0x4>

08001a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <MemManage_Handler+0x4>

08001a7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a82:	e7fe      	b.n	8001a82 <BusFault_Handler+0x4>

08001a84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <UsageFault_Handler+0x4>

08001a8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab8:	f000 f8d4 	bl	8001c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001ac4:	4802      	ldr	r0, [pc, #8]	; (8001ad0 <OTG_FS_IRQHandler+0x10>)
 8001ac6:	f001 fa1d 	bl	8002f04 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000640 	.word	0x20000640

08001ad4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001adc:	4a14      	ldr	r2, [pc, #80]	; (8001b30 <_sbrk+0x5c>)
 8001ade:	4b15      	ldr	r3, [pc, #84]	; (8001b34 <_sbrk+0x60>)
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae8:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <_sbrk+0x64>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d102      	bne.n	8001af6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001af0:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <_sbrk+0x64>)
 8001af2:	4a12      	ldr	r2, [pc, #72]	; (8001b3c <_sbrk+0x68>)
 8001af4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001af6:	4b10      	ldr	r3, [pc, #64]	; (8001b38 <_sbrk+0x64>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d207      	bcs.n	8001b14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b04:	f007 fe36 	bl	8009774 <__errno>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	230c      	movs	r3, #12
 8001b0c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	e009      	b.n	8001b28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b14:	4b08      	ldr	r3, [pc, #32]	; (8001b38 <_sbrk+0x64>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b1a:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <_sbrk+0x64>)
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4413      	add	r3, r2
 8001b22:	4a05      	ldr	r2, [pc, #20]	; (8001b38 <_sbrk+0x64>)
 8001b24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b26:	68fb      	ldr	r3, [r7, #12]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20020000 	.word	0x20020000
 8001b34:	00000400 	.word	0x00000400
 8001b38:	200000b0 	.word	0x200000b0
 8001b3c:	20000908 	.word	0x20000908

08001b40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b44:	4b08      	ldr	r3, [pc, #32]	; (8001b68 <SystemInit+0x28>)
 8001b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b4a:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <SystemInit+0x28>)
 8001b4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <SystemInit+0x28>)
 8001b56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b5a:	609a      	str	r2, [r3, #8]
#endif
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ba4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b72:	e003      	b.n	8001b7c <LoopCopyDataInit>

08001b74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b7a:	3104      	adds	r1, #4

08001b7c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b7c:	480b      	ldr	r0, [pc, #44]	; (8001bac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b84:	d3f6      	bcc.n	8001b74 <CopyDataInit>
  ldr  r2, =_sbss
 8001b86:	4a0b      	ldr	r2, [pc, #44]	; (8001bb4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b88:	e002      	b.n	8001b90 <LoopFillZerobss>

08001b8a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b8a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b8c:	f842 3b04 	str.w	r3, [r2], #4

08001b90 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b90:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b94:	d3f9      	bcc.n	8001b8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b96:	f7ff ffd3 	bl	8001b40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b9a:	f007 fdf1 	bl	8009780 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b9e:	f7ff fa8b 	bl	80010b8 <main>
  bx  lr    
 8001ba2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ba4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001ba8:	0800a118 	.word	0x0800a118
  ldr  r0, =_sdata
 8001bac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001bb0:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8001bb4:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8001bb8:	20000908 	.word	0x20000908

08001bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bbc:	e7fe      	b.n	8001bbc <ADC_IRQHandler>
	...

08001bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bc4:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <HAL_Init+0x40>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a0d      	ldr	r2, [pc, #52]	; (8001c00 <HAL_Init+0x40>)
 8001bca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <HAL_Init+0x40>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <HAL_Init+0x40>)
 8001bd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bdc:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <HAL_Init+0x40>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a07      	ldr	r2, [pc, #28]	; (8001c00 <HAL_Init+0x40>)
 8001be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be8:	2003      	movs	r0, #3
 8001bea:	f000 fd07 	bl	80025fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bee:	2000      	movs	r0, #0
 8001bf0:	f000 f808 	bl	8001c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf4:	f7ff fd8e 	bl	8001714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40023c00 	.word	0x40023c00

08001c04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_InitTick+0x54>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <HAL_InitTick+0x58>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4619      	mov	r1, r3
 8001c16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 fd1f 	bl	8002666 <HAL_SYSTICK_Config>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e00e      	b.n	8001c50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b0f      	cmp	r3, #15
 8001c36:	d80a      	bhi.n	8001c4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	f000 fce7 	bl	8002612 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c44:	4a06      	ldr	r2, [pc, #24]	; (8001c60 <HAL_InitTick+0x5c>)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	e000      	b.n	8001c50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	20000008 	.word	0x20000008
 8001c60:	20000004 	.word	0x20000004

08001c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <HAL_IncTick+0x20>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_IncTick+0x24>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4413      	add	r3, r2
 8001c74:	4a04      	ldr	r2, [pc, #16]	; (8001c88 <HAL_IncTick+0x24>)
 8001c76:	6013      	str	r3, [r2, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	20000008 	.word	0x20000008
 8001c88:	20000264 	.word	0x20000264

08001c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c90:	4b03      	ldr	r3, [pc, #12]	; (8001ca0 <HAL_GetTick+0x14>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	20000264 	.word	0x20000264

08001ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cac:	f7ff ffee 	bl	8001c8c <HAL_GetTick>
 8001cb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cbc:	d005      	beq.n	8001cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <HAL_Delay+0x40>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cca:	bf00      	nop
 8001ccc:	f7ff ffde 	bl	8001c8c <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d8f7      	bhi.n	8001ccc <HAL_Delay+0x28>
  {
  }
}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000008 	.word	0x20000008

08001ce8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e033      	b.n	8001d66 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff fd2c 	bl	8001764 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d118      	bne.n	8001d58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d2e:	f023 0302 	bic.w	r3, r3, #2
 8001d32:	f043 0202 	orr.w	r2, r3, #2
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 fa92 	bl	8002264 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f023 0303 	bic.w	r3, r3, #3
 8001d4e:	f043 0201 	orr.w	r2, r3, #1
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	641a      	str	r2, [r3, #64]	; 0x40
 8001d56:	e001      	b.n	8001d5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d101      	bne.n	8001d8a <HAL_ADC_Start+0x1a>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e0a5      	b.n	8001ed6 <HAL_ADC_Start+0x166>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d018      	beq.n	8001dd2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f042 0201 	orr.w	r2, r2, #1
 8001dae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001db0:	4b4c      	ldr	r3, [pc, #304]	; (8001ee4 <HAL_ADC_Start+0x174>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a4c      	ldr	r2, [pc, #304]	; (8001ee8 <HAL_ADC_Start+0x178>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	0c9a      	lsrs	r2, r3, #18
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001dc4:	e002      	b.n	8001dcc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f9      	bne.n	8001dc6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d179      	bne.n	8001ed4 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d007      	beq.n	8001e12 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e0a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e1e:	d106      	bne.n	8001e2e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e24:	f023 0206 	bic.w	r2, r3, #6
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	645a      	str	r2, [r3, #68]	; 0x44
 8001e2c:	e002      	b.n	8001e34 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <HAL_ADC_Start+0x17c>)
 8001e3e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e48:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d12a      	bne.n	8001eac <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a25      	ldr	r2, [pc, #148]	; (8001ef0 <HAL_ADC_Start+0x180>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d015      	beq.n	8001e8c <HAL_ADC_Start+0x11c>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a23      	ldr	r2, [pc, #140]	; (8001ef4 <HAL_ADC_Start+0x184>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d105      	bne.n	8001e76 <HAL_ADC_Start+0x106>
 8001e6a:	4b20      	ldr	r3, [pc, #128]	; (8001eec <HAL_ADC_Start+0x17c>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00a      	beq.n	8001e8c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ef8 <HAL_ADC_Start+0x188>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d129      	bne.n	8001ed4 <HAL_ADC_Start+0x164>
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <HAL_ADC_Start+0x17c>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 031f 	and.w	r3, r3, #31
 8001e88:	2b0f      	cmp	r3, #15
 8001e8a:	d823      	bhi.n	8001ed4 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d11c      	bne.n	8001ed4 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	e013      	b.n	8001ed4 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a0f      	ldr	r2, [pc, #60]	; (8001ef0 <HAL_ADC_Start+0x180>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d10e      	bne.n	8001ed4 <HAL_ADC_Start+0x164>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d107      	bne.n	8001ed4 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ed2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	431bde83 	.word	0x431bde83
 8001eec:	40012300 	.word	0x40012300
 8001ef0:	40012000 	.word	0x40012000
 8001ef4:	40012100 	.word	0x40012100
 8001ef8:	40012200 	.word	0x40012200

08001efc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f18:	d113      	bne.n	8001f42 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f28:	d10b      	bne.n	8001f42 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	f043 0220 	orr.w	r2, r3, #32
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e05c      	b.n	8001ffc <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001f42:	f7ff fea3 	bl	8001c8c <HAL_GetTick>
 8001f46:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f48:	e01a      	b.n	8001f80 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f50:	d016      	beq.n	8001f80 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d007      	beq.n	8001f68 <HAL_ADC_PollForConversion+0x6c>
 8001f58:	f7ff fe98 	bl	8001c8c <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d20b      	bcs.n	8001f80 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6c:	f043 0204 	orr.w	r2, r3, #4
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e03d      	b.n	8001ffc <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d1dd      	bne.n	8001f4a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f06f 0212 	mvn.w	r2, #18
 8001f96:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d123      	bne.n	8001ffa <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d11f      	bne.n	8001ffa <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d006      	beq.n	8001fd6 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d111      	bne.n	8001ffa <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d105      	bne.n	8001ffa <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f043 0201 	orr.w	r2, r3, #1
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002012:	4618      	mov	r0, r3
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002034:	2b01      	cmp	r3, #1
 8002036:	d101      	bne.n	800203c <HAL_ADC_ConfigChannel+0x1c>
 8002038:	2302      	movs	r3, #2
 800203a:	e105      	b.n	8002248 <HAL_ADC_ConfigChannel+0x228>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b09      	cmp	r3, #9
 800204a:	d925      	bls.n	8002098 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68d9      	ldr	r1, [r3, #12]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	b29b      	uxth	r3, r3
 8002058:	461a      	mov	r2, r3
 800205a:	4613      	mov	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4413      	add	r3, r2
 8002060:	3b1e      	subs	r3, #30
 8002062:	2207      	movs	r2, #7
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43da      	mvns	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	400a      	ands	r2, r1
 8002070:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68d9      	ldr	r1, [r3, #12]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	b29b      	uxth	r3, r3
 8002082:	4618      	mov	r0, r3
 8002084:	4603      	mov	r3, r0
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4403      	add	r3, r0
 800208a:	3b1e      	subs	r3, #30
 800208c:	409a      	lsls	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	e022      	b.n	80020de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6919      	ldr	r1, [r3, #16]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	461a      	mov	r2, r3
 80020a6:	4613      	mov	r3, r2
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	4413      	add	r3, r2
 80020ac:	2207      	movs	r2, #7
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	43da      	mvns	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	400a      	ands	r2, r1
 80020ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6919      	ldr	r1, [r3, #16]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	4618      	mov	r0, r3
 80020ce:	4603      	mov	r3, r0
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	4403      	add	r3, r0
 80020d4:	409a      	lsls	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d824      	bhi.n	8002130 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	3b05      	subs	r3, #5
 80020f8:	221f      	movs	r2, #31
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	400a      	ands	r2, r1
 8002106:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4618      	mov	r0, r3
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	3b05      	subs	r3, #5
 8002122:	fa00 f203 	lsl.w	r2, r0, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	635a      	str	r2, [r3, #52]	; 0x34
 800212e:	e04c      	b.n	80021ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b0c      	cmp	r3, #12
 8002136:	d824      	bhi.n	8002182 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	3b23      	subs	r3, #35	; 0x23
 800214a:	221f      	movs	r2, #31
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43da      	mvns	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	400a      	ands	r2, r1
 8002158:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4618      	mov	r0, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	3b23      	subs	r3, #35	; 0x23
 8002174:	fa00 f203 	lsl.w	r2, r0, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
 8002180:	e023      	b.n	80021ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	4613      	mov	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	3b41      	subs	r3, #65	; 0x41
 8002194:	221f      	movs	r2, #31
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43da      	mvns	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	400a      	ands	r2, r1
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	4618      	mov	r0, r3
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	3b41      	subs	r3, #65	; 0x41
 80021be:	fa00 f203 	lsl.w	r2, r0, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021ca:	4b22      	ldr	r3, [pc, #136]	; (8002254 <HAL_ADC_ConfigChannel+0x234>)
 80021cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a21      	ldr	r2, [pc, #132]	; (8002258 <HAL_ADC_ConfigChannel+0x238>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d109      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x1cc>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b12      	cmp	r3, #18
 80021de:	d105      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a19      	ldr	r2, [pc, #100]	; (8002258 <HAL_ADC_ConfigChannel+0x238>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d123      	bne.n	800223e <HAL_ADC_ConfigChannel+0x21e>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2b10      	cmp	r3, #16
 80021fc:	d003      	beq.n	8002206 <HAL_ADC_ConfigChannel+0x1e6>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b11      	cmp	r3, #17
 8002204:	d11b      	bne.n	800223e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b10      	cmp	r3, #16
 8002218:	d111      	bne.n	800223e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800221a:	4b10      	ldr	r3, [pc, #64]	; (800225c <HAL_ADC_ConfigChannel+0x23c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a10      	ldr	r2, [pc, #64]	; (8002260 <HAL_ADC_ConfigChannel+0x240>)
 8002220:	fba2 2303 	umull	r2, r3, r2, r3
 8002224:	0c9a      	lsrs	r2, r3, #18
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002230:	e002      	b.n	8002238 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	3b01      	subs	r3, #1
 8002236:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1f9      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr
 8002254:	40012300 	.word	0x40012300
 8002258:	40012000 	.word	0x40012000
 800225c:	20000000 	.word	0x20000000
 8002260:	431bde83 	.word	0x431bde83

08002264 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800226c:	4b79      	ldr	r3, [pc, #484]	; (8002454 <ADC_Init+0x1f0>)
 800226e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	685a      	ldr	r2, [r3, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	431a      	orrs	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002298:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6859      	ldr	r1, [r3, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	021a      	lsls	r2, r3, #8
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6899      	ldr	r1, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68da      	ldr	r2, [r3, #12]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	430a      	orrs	r2, r1
 80022f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f6:	4a58      	ldr	r2, [pc, #352]	; (8002458 <ADC_Init+0x1f4>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d022      	beq.n	8002342 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800230a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6899      	ldr	r1, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800232c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6899      	ldr	r1, [r3, #8]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	430a      	orrs	r2, r1
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	e00f      	b.n	8002362 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002350:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002360:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0202 	bic.w	r2, r2, #2
 8002370:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6899      	ldr	r1, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	7e1b      	ldrb	r3, [r3, #24]
 800237c:	005a      	lsls	r2, r3, #1
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 3020 	ldrb.w	r3, [r3, #32]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d01b      	beq.n	80023c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800239e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6859      	ldr	r1, [r3, #4]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	3b01      	subs	r3, #1
 80023bc:	035a      	lsls	r2, r3, #13
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	e007      	b.n	80023d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	051a      	lsls	r2, r3, #20
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800240c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	6899      	ldr	r1, [r3, #8]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800241a:	025a      	lsls	r2, r3, #9
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	430a      	orrs	r2, r1
 8002422:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6899      	ldr	r1, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	029a      	lsls	r2, r3, #10
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	609a      	str	r2, [r3, #8]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	40012300 	.word	0x40012300
 8002458:	0f000001 	.word	0x0f000001

0800245c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <__NVIC_SetPriorityGrouping+0x44>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002478:	4013      	ands	r3, r2
 800247a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002484:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800248c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800248e:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	60d3      	str	r3, [r2, #12]
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <__NVIC_GetPriorityGrouping+0x18>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	f003 0307 	and.w	r3, r3, #7
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	db0b      	blt.n	80024ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	f003 021f 	and.w	r2, r3, #31
 80024d8:	4907      	ldr	r1, [pc, #28]	; (80024f8 <__NVIC_EnableIRQ+0x38>)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	2001      	movs	r0, #1
 80024e2:	fa00 f202 	lsl.w	r2, r0, r2
 80024e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100

080024fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	6039      	str	r1, [r7, #0]
 8002506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250c:	2b00      	cmp	r3, #0
 800250e:	db0a      	blt.n	8002526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	b2da      	uxtb	r2, r3
 8002514:	490c      	ldr	r1, [pc, #48]	; (8002548 <__NVIC_SetPriority+0x4c>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	0112      	lsls	r2, r2, #4
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	440b      	add	r3, r1
 8002520:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002524:	e00a      	b.n	800253c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	b2da      	uxtb	r2, r3
 800252a:	4908      	ldr	r1, [pc, #32]	; (800254c <__NVIC_SetPriority+0x50>)
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	3b04      	subs	r3, #4
 8002534:	0112      	lsls	r2, r2, #4
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	440b      	add	r3, r1
 800253a:	761a      	strb	r2, [r3, #24]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000e100 	.word	0xe000e100
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002550:	b480      	push	{r7}
 8002552:	b089      	sub	sp, #36	; 0x24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f1c3 0307 	rsb	r3, r3, #7
 800256a:	2b04      	cmp	r3, #4
 800256c:	bf28      	it	cs
 800256e:	2304      	movcs	r3, #4
 8002570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3304      	adds	r3, #4
 8002576:	2b06      	cmp	r3, #6
 8002578:	d902      	bls.n	8002580 <NVIC_EncodePriority+0x30>
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3b03      	subs	r3, #3
 800257e:	e000      	b.n	8002582 <NVIC_EncodePriority+0x32>
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	f04f 32ff 	mov.w	r2, #4294967295
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43da      	mvns	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	401a      	ands	r2, r3
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002598:	f04f 31ff 	mov.w	r1, #4294967295
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	43d9      	mvns	r1, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a8:	4313      	orrs	r3, r2
         );
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3724      	adds	r7, #36	; 0x24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c8:	d301      	bcc.n	80025ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ca:	2301      	movs	r3, #1
 80025cc:	e00f      	b.n	80025ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ce:	4a0a      	ldr	r2, [pc, #40]	; (80025f8 <SysTick_Config+0x40>)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025d6:	210f      	movs	r1, #15
 80025d8:	f04f 30ff 	mov.w	r0, #4294967295
 80025dc:	f7ff ff8e 	bl	80024fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e0:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <SysTick_Config+0x40>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025e6:	4b04      	ldr	r3, [pc, #16]	; (80025f8 <SysTick_Config+0x40>)
 80025e8:	2207      	movs	r2, #7
 80025ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	e000e010 	.word	0xe000e010

080025fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff29 	bl	800245c <__NVIC_SetPriorityGrouping>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002612:	b580      	push	{r7, lr}
 8002614:	b086      	sub	sp, #24
 8002616:	af00      	add	r7, sp, #0
 8002618:	4603      	mov	r3, r0
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
 800261e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002624:	f7ff ff3e 	bl	80024a4 <__NVIC_GetPriorityGrouping>
 8002628:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	68b9      	ldr	r1, [r7, #8]
 800262e:	6978      	ldr	r0, [r7, #20]
 8002630:	f7ff ff8e 	bl	8002550 <NVIC_EncodePriority>
 8002634:	4602      	mov	r2, r0
 8002636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800263a:	4611      	mov	r1, r2
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff ff5d 	bl	80024fc <__NVIC_SetPriority>
}
 8002642:	bf00      	nop
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	b082      	sub	sp, #8
 800264e:	af00      	add	r7, sp, #0
 8002650:	4603      	mov	r3, r0
 8002652:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff ff31 	bl	80024c0 <__NVIC_EnableIRQ>
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff ffa2 	bl	80025b8 <SysTick_Config>
 8002674:	4603      	mov	r3, r0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
	...

08002680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002680:	b480      	push	{r7}
 8002682:	b089      	sub	sp, #36	; 0x24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002692:	2300      	movs	r3, #0
 8002694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002696:	2300      	movs	r3, #0
 8002698:	61fb      	str	r3, [r7, #28]
 800269a:	e16b      	b.n	8002974 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800269c:	2201      	movs	r2, #1
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	4013      	ands	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	f040 815a 	bne.w	800296e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d00b      	beq.n	80026da <HAL_GPIO_Init+0x5a>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d007      	beq.n	80026da <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026ce:	2b11      	cmp	r3, #17
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b12      	cmp	r3, #18
 80026d8:	d130      	bne.n	800273c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	2203      	movs	r2, #3
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4013      	ands	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002710:	2201      	movs	r2, #1
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	091b      	lsrs	r3, r3, #4
 8002726:	f003 0201 	and.w	r2, r3, #1
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4313      	orrs	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	2203      	movs	r2, #3
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4313      	orrs	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	2b02      	cmp	r3, #2
 8002772:	d003      	beq.n	800277c <HAL_GPIO_Init+0xfc>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	2b12      	cmp	r3, #18
 800277a:	d123      	bne.n	80027c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	08da      	lsrs	r2, r3, #3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3208      	adds	r2, #8
 8002784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	220f      	movs	r2, #15
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4013      	ands	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	08da      	lsrs	r2, r3, #3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	3208      	adds	r2, #8
 80027be:	69b9      	ldr	r1, [r7, #24]
 80027c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	2203      	movs	r2, #3
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 0203 	and.w	r2, r3, #3
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 80b4 	beq.w	800296e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	4b5f      	ldr	r3, [pc, #380]	; (8002988 <HAL_GPIO_Init+0x308>)
 800280c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280e:	4a5e      	ldr	r2, [pc, #376]	; (8002988 <HAL_GPIO_Init+0x308>)
 8002810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002814:	6453      	str	r3, [r2, #68]	; 0x44
 8002816:	4b5c      	ldr	r3, [pc, #368]	; (8002988 <HAL_GPIO_Init+0x308>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002822:	4a5a      	ldr	r2, [pc, #360]	; (800298c <HAL_GPIO_Init+0x30c>)
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	089b      	lsrs	r3, r3, #2
 8002828:	3302      	adds	r3, #2
 800282a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	220f      	movs	r2, #15
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	4013      	ands	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a51      	ldr	r2, [pc, #324]	; (8002990 <HAL_GPIO_Init+0x310>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d02b      	beq.n	80028a6 <HAL_GPIO_Init+0x226>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a50      	ldr	r2, [pc, #320]	; (8002994 <HAL_GPIO_Init+0x314>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d025      	beq.n	80028a2 <HAL_GPIO_Init+0x222>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a4f      	ldr	r2, [pc, #316]	; (8002998 <HAL_GPIO_Init+0x318>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d01f      	beq.n	800289e <HAL_GPIO_Init+0x21e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a4e      	ldr	r2, [pc, #312]	; (800299c <HAL_GPIO_Init+0x31c>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d019      	beq.n	800289a <HAL_GPIO_Init+0x21a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a4d      	ldr	r2, [pc, #308]	; (80029a0 <HAL_GPIO_Init+0x320>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d013      	beq.n	8002896 <HAL_GPIO_Init+0x216>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a4c      	ldr	r2, [pc, #304]	; (80029a4 <HAL_GPIO_Init+0x324>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d00d      	beq.n	8002892 <HAL_GPIO_Init+0x212>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a4b      	ldr	r2, [pc, #300]	; (80029a8 <HAL_GPIO_Init+0x328>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d007      	beq.n	800288e <HAL_GPIO_Init+0x20e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a4a      	ldr	r2, [pc, #296]	; (80029ac <HAL_GPIO_Init+0x32c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d101      	bne.n	800288a <HAL_GPIO_Init+0x20a>
 8002886:	2307      	movs	r3, #7
 8002888:	e00e      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 800288a:	2308      	movs	r3, #8
 800288c:	e00c      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 800288e:	2306      	movs	r3, #6
 8002890:	e00a      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 8002892:	2305      	movs	r3, #5
 8002894:	e008      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 8002896:	2304      	movs	r3, #4
 8002898:	e006      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 800289a:	2303      	movs	r3, #3
 800289c:	e004      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 800289e:	2302      	movs	r3, #2
 80028a0:	e002      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_GPIO_Init+0x228>
 80028a6:	2300      	movs	r3, #0
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	f002 0203 	and.w	r2, r2, #3
 80028ae:	0092      	lsls	r2, r2, #2
 80028b0:	4093      	lsls	r3, r2
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028b8:	4934      	ldr	r1, [pc, #208]	; (800298c <HAL_GPIO_Init+0x30c>)
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028c6:	4b3a      	ldr	r3, [pc, #232]	; (80029b0 <HAL_GPIO_Init+0x330>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4013      	ands	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028ea:	4a31      	ldr	r2, [pc, #196]	; (80029b0 <HAL_GPIO_Init+0x330>)
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028f0:	4b2f      	ldr	r3, [pc, #188]	; (80029b0 <HAL_GPIO_Init+0x330>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d003      	beq.n	8002914 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002914:	4a26      	ldr	r2, [pc, #152]	; (80029b0 <HAL_GPIO_Init+0x330>)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800291a:	4b25      	ldr	r3, [pc, #148]	; (80029b0 <HAL_GPIO_Init+0x330>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800293e:	4a1c      	ldr	r2, [pc, #112]	; (80029b0 <HAL_GPIO_Init+0x330>)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002944:	4b1a      	ldr	r3, [pc, #104]	; (80029b0 <HAL_GPIO_Init+0x330>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002968:	4a11      	ldr	r2, [pc, #68]	; (80029b0 <HAL_GPIO_Init+0x330>)
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3301      	adds	r3, #1
 8002972:	61fb      	str	r3, [r7, #28]
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	2b0f      	cmp	r3, #15
 8002978:	f67f ae90 	bls.w	800269c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800297c:	bf00      	nop
 800297e:	3724      	adds	r7, #36	; 0x24
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	40023800 	.word	0x40023800
 800298c:	40013800 	.word	0x40013800
 8002990:	40020000 	.word	0x40020000
 8002994:	40020400 	.word	0x40020400
 8002998:	40020800 	.word	0x40020800
 800299c:	40020c00 	.word	0x40020c00
 80029a0:	40021000 	.word	0x40021000
 80029a4:	40021400 	.word	0x40021400
 80029a8:	40021800 	.word	0x40021800
 80029ac:	40021c00 	.word	0x40021c00
 80029b0:	40013c00 	.word	0x40013c00

080029b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
 80029c0:	4613      	mov	r3, r2
 80029c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c4:	787b      	ldrb	r3, [r7, #1]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ca:	887a      	ldrh	r2, [r7, #2]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029d0:	e003      	b.n	80029da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029d2:	887b      	ldrh	r3, [r7, #2]
 80029d4:	041a      	lsls	r2, r3, #16
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	619a      	str	r2, [r3, #24]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80029e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029e8:	b08f      	sub	sp, #60	; 0x3c
 80029ea:	af0a      	add	r7, sp, #40	; 0x28
 80029ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e054      	b.n	8002aa2 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f006 fc04 	bl	8009220 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2203      	movs	r2, #3
 8002a1c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d102      	bne.n	8002a32 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f003 fdc0 	bl	80065bc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	603b      	str	r3, [r7, #0]
 8002a42:	687e      	ldr	r6, [r7, #4]
 8002a44:	466d      	mov	r5, sp
 8002a46:	f106 0410 	add.w	r4, r6, #16
 8002a4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a56:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a5a:	1d33      	adds	r3, r6, #4
 8002a5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a5e:	6838      	ldr	r0, [r7, #0]
 8002a60:	f003 fd3a 	bl	80064d8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2101      	movs	r1, #1
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f003 fdb7 	bl	80065de <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	687e      	ldr	r6, [r7, #4]
 8002a78:	466d      	mov	r5, sp
 8002a7a:	f106 0410 	add.w	r4, r6, #16
 8002a7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a86:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a8a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a8e:	1d33      	adds	r3, r6, #4
 8002a90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a92:	6838      	ldr	r0, [r7, #0]
 8002a94:	f003 feca 	bl	800682c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3714      	adds	r7, #20
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002aaa <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002aaa:	b590      	push	{r4, r7, lr}
 8002aac:	b089      	sub	sp, #36	; 0x24
 8002aae:	af04      	add	r7, sp, #16
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	4608      	mov	r0, r1
 8002ab4:	4611      	mov	r1, r2
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4603      	mov	r3, r0
 8002aba:	70fb      	strb	r3, [r7, #3]
 8002abc:	460b      	mov	r3, r1
 8002abe:	70bb      	strb	r3, [r7, #2]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d101      	bne.n	8002ad2 <HAL_HCD_HC_Init+0x28>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e07f      	b.n	8002bd2 <HAL_HCD_HC_Init+0x128>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	440b      	add	r3, r1
 8002ae8:	333d      	adds	r3, #61	; 0x3d
 8002aea:	2200      	movs	r2, #0
 8002aec:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	440b      	add	r3, r1
 8002afc:	3338      	adds	r3, #56	; 0x38
 8002afe:	787a      	ldrb	r2, [r7, #1]
 8002b00:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002b02:	78fa      	ldrb	r2, [r7, #3]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	440b      	add	r3, r1
 8002b10:	3340      	adds	r3, #64	; 0x40
 8002b12:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002b14:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002b16:	78fa      	ldrb	r2, [r7, #3]
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	440b      	add	r3, r1
 8002b24:	3339      	adds	r3, #57	; 0x39
 8002b26:	78fa      	ldrb	r2, [r7, #3]
 8002b28:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002b2a:	78fa      	ldrb	r2, [r7, #3]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	440b      	add	r3, r1
 8002b38:	333f      	adds	r3, #63	; 0x3f
 8002b3a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002b3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002b40:	78fa      	ldrb	r2, [r7, #3]
 8002b42:	78bb      	ldrb	r3, [r7, #2]
 8002b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b48:	b2d8      	uxtb	r0, r3
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	440b      	add	r3, r1
 8002b56:	333a      	adds	r3, #58	; 0x3a
 8002b58:	4602      	mov	r2, r0
 8002b5a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002b5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	da0a      	bge.n	8002b7a <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	440b      	add	r3, r1
 8002b72:	333b      	adds	r3, #59	; 0x3b
 8002b74:	2201      	movs	r2, #1
 8002b76:	701a      	strb	r2, [r3, #0]
 8002b78:	e009      	b.n	8002b8e <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002b7a:	78fa      	ldrb	r2, [r7, #3]
 8002b7c:	6879      	ldr	r1, [r7, #4]
 8002b7e:	4613      	mov	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	440b      	add	r3, r1
 8002b88:	333b      	adds	r3, #59	; 0x3b
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	6879      	ldr	r1, [r7, #4]
 8002b92:	4613      	mov	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	440b      	add	r3, r1
 8002b9c:	333c      	adds	r3, #60	; 0x3c
 8002b9e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002ba2:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	787c      	ldrb	r4, [r7, #1]
 8002baa:	78ba      	ldrb	r2, [r7, #2]
 8002bac:	78f9      	ldrb	r1, [r7, #3]
 8002bae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002bb0:	9302      	str	r3, [sp, #8]
 8002bb2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002bb6:	9301      	str	r3, [sp, #4]
 8002bb8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	4623      	mov	r3, r4
 8002bc0:	f003 ffb6 	bl	8006b30 <USB_HC_Init>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd90      	pop	{r4, r7, pc}

08002bda <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b084      	sub	sp, #16
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
 8002be2:	460b      	mov	r3, r1
 8002be4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_HCD_HC_Halt+0x1e>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e00f      	b.n	8002c18 <HAL_HCD_HC_Halt+0x3e>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	78fa      	ldrb	r2, [r7, #3]
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f004 f9f2 	bl	8006ff2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	4608      	mov	r0, r1
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4603      	mov	r3, r0
 8002c30:	70fb      	strb	r3, [r7, #3]
 8002c32:	460b      	mov	r3, r1
 8002c34:	70bb      	strb	r3, [r7, #2]
 8002c36:	4613      	mov	r3, r2
 8002c38:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002c3a:	78fa      	ldrb	r2, [r7, #3]
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	440b      	add	r3, r1
 8002c48:	333b      	adds	r3, #59	; 0x3b
 8002c4a:	78ba      	ldrb	r2, [r7, #2]
 8002c4c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002c4e:	78fa      	ldrb	r2, [r7, #3]
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	00db      	lsls	r3, r3, #3
 8002c5a:	440b      	add	r3, r1
 8002c5c:	333f      	adds	r3, #63	; 0x3f
 8002c5e:	787a      	ldrb	r2, [r7, #1]
 8002c60:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002c62:	7c3b      	ldrb	r3, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d114      	bne.n	8002c92 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002c68:	78fa      	ldrb	r2, [r7, #3]
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	440b      	add	r3, r1
 8002c76:	3342      	adds	r3, #66	; 0x42
 8002c78:	2203      	movs	r2, #3
 8002c7a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	440b      	add	r3, r1
 8002c8a:	333d      	adds	r3, #61	; 0x3d
 8002c8c:	7f3a      	ldrb	r2, [r7, #28]
 8002c8e:	701a      	strb	r2, [r3, #0]
 8002c90:	e009      	b.n	8002ca6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	4413      	add	r3, r2
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	440b      	add	r3, r1
 8002ca0:	3342      	adds	r3, #66	; 0x42
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002ca6:	787b      	ldrb	r3, [r7, #1]
 8002ca8:	2b03      	cmp	r3, #3
 8002caa:	f200 80d6 	bhi.w	8002e5a <HAL_HCD_HC_SubmitRequest+0x23a>
 8002cae:	a201      	add	r2, pc, #4	; (adr r2, 8002cb4 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb4:	08002cc5 	.word	0x08002cc5
 8002cb8:	08002e45 	.word	0x08002e45
 8002cbc:	08002d31 	.word	0x08002d31
 8002cc0:	08002dbb 	.word	0x08002dbb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002cc4:	7c3b      	ldrb	r3, [r7, #16]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	f040 80c9 	bne.w	8002e5e <HAL_HCD_HC_SubmitRequest+0x23e>
 8002ccc:	78bb      	ldrb	r3, [r7, #2]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f040 80c5 	bne.w	8002e5e <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002cd4:	8b3b      	ldrh	r3, [r7, #24]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d109      	bne.n	8002cee <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002cda:	78fa      	ldrb	r2, [r7, #3]
 8002cdc:	6879      	ldr	r1, [r7, #4]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4413      	add	r3, r2
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	440b      	add	r3, r1
 8002ce8:	3351      	adds	r3, #81	; 0x51
 8002cea:	2201      	movs	r2, #1
 8002cec:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002cee:	78fa      	ldrb	r2, [r7, #3]
 8002cf0:	6879      	ldr	r1, [r7, #4]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	440b      	add	r3, r1
 8002cfc:	3351      	adds	r3, #81	; 0x51
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10a      	bne.n	8002d1a <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	440b      	add	r3, r1
 8002d12:	3342      	adds	r3, #66	; 0x42
 8002d14:	2200      	movs	r2, #0
 8002d16:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002d18:	e0a1      	b.n	8002e5e <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d1a:	78fa      	ldrb	r2, [r7, #3]
 8002d1c:	6879      	ldr	r1, [r7, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	440b      	add	r3, r1
 8002d28:	3342      	adds	r3, #66	; 0x42
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	701a      	strb	r2, [r3, #0]
      break;
 8002d2e:	e096      	b.n	8002e5e <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002d30:	78bb      	ldrb	r3, [r7, #2]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d120      	bne.n	8002d78 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d36:	78fa      	ldrb	r2, [r7, #3]
 8002d38:	6879      	ldr	r1, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	440b      	add	r3, r1
 8002d44:	3351      	adds	r3, #81	; 0x51
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10a      	bne.n	8002d62 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	440b      	add	r3, r1
 8002d5a:	3342      	adds	r3, #66	; 0x42
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002d60:	e07e      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4413      	add	r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	440b      	add	r3, r1
 8002d70:	3342      	adds	r3, #66	; 0x42
 8002d72:	2202      	movs	r2, #2
 8002d74:	701a      	strb	r2, [r3, #0]
      break;
 8002d76:	e073      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	440b      	add	r3, r1
 8002d86:	3350      	adds	r3, #80	; 0x50
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3342      	adds	r3, #66	; 0x42
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
      break;
 8002da2:	e05d      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	440b      	add	r3, r1
 8002db2:	3342      	adds	r3, #66	; 0x42
 8002db4:	2202      	movs	r2, #2
 8002db6:	701a      	strb	r2, [r3, #0]
      break;
 8002db8:	e052      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002dba:	78bb      	ldrb	r3, [r7, #2]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d120      	bne.n	8002e02 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	440b      	add	r3, r1
 8002dce:	3351      	adds	r3, #81	; 0x51
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10a      	bne.n	8002dec <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	440b      	add	r3, r1
 8002de4:	3342      	adds	r3, #66	; 0x42
 8002de6:	2200      	movs	r2, #0
 8002de8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002dea:	e039      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	440b      	add	r3, r1
 8002dfa:	3342      	adds	r3, #66	; 0x42
 8002dfc:	2202      	movs	r2, #2
 8002dfe:	701a      	strb	r2, [r3, #0]
      break;
 8002e00:	e02e      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002e02:	78fa      	ldrb	r2, [r7, #3]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	440b      	add	r3, r1
 8002e10:	3350      	adds	r3, #80	; 0x50
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	440b      	add	r3, r1
 8002e26:	3342      	adds	r3, #66	; 0x42
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]
      break;
 8002e2c:	e018      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	440b      	add	r3, r1
 8002e3c:	3342      	adds	r3, #66	; 0x42
 8002e3e:	2202      	movs	r2, #2
 8002e40:	701a      	strb	r2, [r3, #0]
      break;
 8002e42:	e00d      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	440b      	add	r3, r1
 8002e52:	3342      	adds	r3, #66	; 0x42
 8002e54:	2200      	movs	r2, #0
 8002e56:	701a      	strb	r2, [r3, #0]
      break;
 8002e58:	e002      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e000      	b.n	8002e60 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8002e5e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002e60:	78fa      	ldrb	r2, [r7, #3]
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	440b      	add	r3, r1
 8002e6e:	3344      	adds	r3, #68	; 0x44
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	8b39      	ldrh	r1, [r7, #24]
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4413      	add	r3, r2
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	4403      	add	r3, r0
 8002e84:	3348      	adds	r3, #72	; 0x48
 8002e86:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	440b      	add	r3, r1
 8002e96:	335c      	adds	r3, #92	; 0x5c
 8002e98:	2200      	movs	r2, #0
 8002e9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002e9c:	78fa      	ldrb	r2, [r7, #3]
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	4413      	add	r3, r2
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	440b      	add	r3, r1
 8002eaa:	334c      	adds	r3, #76	; 0x4c
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	440b      	add	r3, r1
 8002ebe:	3339      	adds	r3, #57	; 0x39
 8002ec0:	78fa      	ldrb	r2, [r7, #3]
 8002ec2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002ec4:	78fa      	ldrb	r2, [r7, #3]
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	440b      	add	r3, r1
 8002ed2:	335d      	adds	r3, #93	; 0x5d
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6818      	ldr	r0, [r3, #0]
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	3338      	adds	r3, #56	; 0x38
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	18d1      	adds	r1, r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	f003 ff26 	bl	8006d44 <USB_HC_StartXfer>
 8002ef8:	4603      	mov	r3, r0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop

08002f04 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f003 fc43 	bl	80067a6 <USB_GetMode>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	f040 80ef 	bne.w	8003106 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f003 fc27 	bl	8006780 <USB_ReadInterrupts>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 80e5 	beq.w	8003104 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f003 fc1e 	bl	8006780 <USB_ReadInterrupts>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f4e:	d104      	bne.n	8002f5a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002f58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f003 fc0e 	bl	8006780 <USB_ReadInterrupts>
 8002f64:	4603      	mov	r3, r0
 8002f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f6e:	d104      	bne.n	8002f7a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f78:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f003 fbfe 	bl	8006780 <USB_ReadInterrupts>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f8a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f8e:	d104      	bne.n	8002f9a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002f98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f003 fbee 	bl	8006780 <USB_ReadInterrupts>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d103      	bne.n	8002fb6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f003 fbe0 	bl	8006780 <USB_ReadInterrupts>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fca:	d115      	bne.n	8002ff8 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002fd4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d108      	bne.n	8002ff8 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f006 f998 	bl	800931c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f003 fcd6 	bl	80069a4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f003 fbbf 	bl	8006780 <USB_ReadInterrupts>
 8003002:	4603      	mov	r3, r0
 8003004:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800300c:	d102      	bne.n	8003014 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f001 f966 	bl	80042e0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f003 fbb1 	bl	8006780 <USB_ReadInterrupts>
 800301e:	4603      	mov	r3, r0
 8003020:	f003 0308 	and.w	r3, r3, #8
 8003024:	2b08      	cmp	r3, #8
 8003026:	d106      	bne.n	8003036 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f006 f95b 	bl	80092e4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2208      	movs	r2, #8
 8003034:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4618      	mov	r0, r3
 800303c:	f003 fba0 	bl	8006780 <USB_ReadInterrupts>
 8003040:	4603      	mov	r3, r0
 8003042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003046:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800304a:	d138      	bne.n	80030be <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f003 ffbd 	bl	8006fd0 <USB_HC_ReadInterrupt>
 8003056:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]
 800305c:	e025      	b.n	80030aa <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f003 030f 	and.w	r3, r3, #15
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	fa22 f303 	lsr.w	r3, r2, r3
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d018      	beq.n	80030a4 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	015a      	lsls	r2, r3, #5
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4413      	add	r3, r2
 800307a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003084:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003088:	d106      	bne.n	8003098 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	b2db      	uxtb	r3, r3
 800308e:	4619      	mov	r1, r3
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f8cf 	bl	8003234 <HCD_HC_IN_IRQHandler>
 8003096:	e005      	b.n	80030a4 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	4619      	mov	r1, r3
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 fcfd 	bl	8003a9e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	3301      	adds	r3, #1
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d3d4      	bcc.n	800305e <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f003 fb5c 	bl	8006780 <USB_ReadInterrupts>
 80030c8:	4603      	mov	r3, r0
 80030ca:	f003 0310 	and.w	r3, r3, #16
 80030ce:	2b10      	cmp	r3, #16
 80030d0:	d101      	bne.n	80030d6 <HAL_HCD_IRQHandler+0x1d2>
 80030d2:	2301      	movs	r3, #1
 80030d4:	e000      	b.n	80030d8 <HAL_HCD_IRQHandler+0x1d4>
 80030d6:	2300      	movs	r3, #0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d014      	beq.n	8003106 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699a      	ldr	r2, [r3, #24]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0210 	bic.w	r2, r2, #16
 80030ea:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f001 f84b 	bl	8004188 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	699a      	ldr	r2, [r3, #24]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0210 	orr.w	r2, r2, #16
 8003100:	619a      	str	r2, [r3, #24]
 8003102:	e000      	b.n	8003106 <HAL_HCD_IRQHandler+0x202>
      return;
 8003104:	bf00      	nop
    }
  }
}
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <HAL_HCD_Start+0x16>
 800311e:	2302      	movs	r3, #2
 8003120:	e013      	b.n	800314a <HAL_HCD_Start+0x3e>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f003 fa33 	bl	800659a <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2101      	movs	r1, #1
 800313a:	4618      	mov	r0, r3
 800313c:	f003 fc96 	bl	8006a6c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_HCD_Stop+0x16>
 8003164:	2302      	movs	r3, #2
 8003166:	e00d      	b.n	8003184 <HAL_HCD_Stop+0x32>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f004 f877 	bl	8007268 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f003 fc3d 	bl	8006a18 <USB_ResetPort>
 800319e:	4603      	mov	r3, r0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	460b      	mov	r3, r1
 80031b2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80031b4:	78fa      	ldrb	r2, [r7, #3]
 80031b6:	6879      	ldr	r1, [r7, #4]
 80031b8:	4613      	mov	r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	4413      	add	r3, r2
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	440b      	add	r3, r1
 80031c2:	335c      	adds	r3, #92	; 0x5c
 80031c4:	781b      	ldrb	r3, [r3, #0]
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80031d2:	b480      	push	{r7}
 80031d4:	b083      	sub	sp, #12
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
 80031da:	460b      	mov	r3, r1
 80031dc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80031de:	78fa      	ldrb	r2, [r7, #3]
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	4613      	mov	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	4413      	add	r3, r2
 80031e8:	00db      	lsls	r3, r3, #3
 80031ea:	440b      	add	r3, r1
 80031ec:	334c      	adds	r3, #76	; 0x4c
 80031ee:	681b      	ldr	r3, [r3, #0]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4618      	mov	r0, r3
 800320a:	f003 fc7f 	bl	8006b0c <USB_GetCurrentFrame>
 800320e:	4603      	mov	r3, r0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f003 fc5a 	bl	8006ade <USB_GetHostSpeed>
 800322a:	4603      	mov	r3, r0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800324a:	78fb      	ldrb	r3, [r7, #3]
 800324c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	015a      	lsls	r2, r3, #5
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	4413      	add	r3, r2
 8003256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b04      	cmp	r3, #4
 8003262:	d119      	bne.n	8003298 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	015a      	lsls	r2, r3, #5
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	4413      	add	r3, r2
 800326c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003270:	461a      	mov	r2, r3
 8003272:	2304      	movs	r3, #4
 8003274:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	015a      	lsls	r2, r3, #5
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	4413      	add	r3, r2
 800327e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	0151      	lsls	r1, r2, #5
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	440a      	add	r2, r1
 800328c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	60d3      	str	r3, [r2, #12]
 8003296:	e0ce      	b.n	8003436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	015a      	lsls	r2, r3, #5
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	4413      	add	r3, r2
 80032a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ae:	d12c      	bne.n	800330a <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	015a      	lsls	r2, r3, #5
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	4413      	add	r3, r2
 80032b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032bc:	461a      	mov	r2, r3
 80032be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	00db      	lsls	r3, r3, #3
 80032d0:	440b      	add	r3, r1
 80032d2:	335d      	adds	r3, #93	; 0x5d
 80032d4:	2207      	movs	r2, #7
 80032d6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	0151      	lsls	r1, r2, #5
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	440a      	add	r2, r1
 80032ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032f2:	f043 0302 	orr.w	r3, r3, #2
 80032f6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	4611      	mov	r1, r2
 8003302:	4618      	mov	r0, r3
 8003304:	f003 fe75 	bl	8006ff2 <USB_HC_Halt>
 8003308:	e095      	b.n	8003436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	015a      	lsls	r2, r3, #5
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	4413      	add	r3, r2
 8003312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0320 	and.w	r3, r3, #32
 800331c:	2b20      	cmp	r3, #32
 800331e:	d109      	bne.n	8003334 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	015a      	lsls	r2, r3, #5
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	4413      	add	r3, r2
 8003328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800332c:	461a      	mov	r2, r3
 800332e:	2320      	movs	r3, #32
 8003330:	6093      	str	r3, [r2, #8]
 8003332:	e080      	b.n	8003436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	015a      	lsls	r2, r3, #5
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	4413      	add	r3, r2
 800333c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b08      	cmp	r3, #8
 8003348:	d134      	bne.n	80033b4 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	015a      	lsls	r2, r3, #5
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	4413      	add	r3, r2
 8003352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	0151      	lsls	r1, r2, #5
 800335c:	693a      	ldr	r2, [r7, #16]
 800335e:	440a      	add	r2, r1
 8003360:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003364:	f043 0302 	orr.w	r3, r3, #2
 8003368:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	440b      	add	r3, r1
 8003378:	335d      	adds	r3, #93	; 0x5d
 800337a:	2205      	movs	r2, #5
 800337c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	015a      	lsls	r2, r3, #5
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	4413      	add	r3, r2
 8003386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800338a:	461a      	mov	r2, r3
 800338c:	2310      	movs	r3, #16
 800338e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	015a      	lsls	r2, r3, #5
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4413      	add	r3, r2
 8003398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800339c:	461a      	mov	r2, r3
 800339e:	2308      	movs	r3, #8
 80033a0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	4611      	mov	r1, r2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f003 fe20 	bl	8006ff2 <USB_HC_Halt>
 80033b2:	e040      	b.n	8003436 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ca:	d134      	bne.n	8003436 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	0151      	lsls	r1, r2, #5
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	440a      	add	r2, r1
 80033e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033e6:	f043 0302 	orr.w	r3, r3, #2
 80033ea:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	b2d2      	uxtb	r2, r2
 80033f4:	4611      	mov	r1, r2
 80033f6:	4618      	mov	r0, r3
 80033f8:	f003 fdfb 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	4413      	add	r3, r2
 8003404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003408:	461a      	mov	r2, r3
 800340a:	2310      	movs	r3, #16
 800340c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	4613      	mov	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4413      	add	r3, r2
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	440b      	add	r3, r1
 800341c:	335d      	adds	r3, #93	; 0x5d
 800341e:	2208      	movs	r2, #8
 8003420:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	015a      	lsls	r2, r3, #5
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	4413      	add	r3, r2
 800342a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800342e:	461a      	mov	r2, r3
 8003430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003434:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	015a      	lsls	r2, r3, #5
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	4413      	add	r3, r2
 800343e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800344c:	d122      	bne.n	8003494 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	4413      	add	r3, r2
 8003456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	0151      	lsls	r1, r2, #5
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	440a      	add	r2, r1
 8003464:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003468:	f043 0302 	orr.w	r3, r3, #2
 800346c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	b2d2      	uxtb	r2, r2
 8003476:	4611      	mov	r1, r2
 8003478:	4618      	mov	r0, r3
 800347a:	f003 fdba 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	015a      	lsls	r2, r3, #5
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	4413      	add	r3, r2
 8003486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800348a:	461a      	mov	r2, r3
 800348c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003490:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003492:	e300      	b.n	8003a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	015a      	lsls	r2, r3, #5
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	4413      	add	r3, r2
 800349c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	f040 80fd 	bne.w	80036a6 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01b      	beq.n	80034ec <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	440b      	add	r3, r1
 80034c2:	3348      	adds	r3, #72	; 0x48
 80034c4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	0159      	lsls	r1, r3, #5
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	440b      	add	r3, r1
 80034ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80034d8:	1ad1      	subs	r1, r2, r3
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	4613      	mov	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	4403      	add	r3, r0
 80034e8:	334c      	adds	r3, #76	; 0x4c
 80034ea:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	440b      	add	r3, r1
 80034fa:	335d      	adds	r3, #93	; 0x5d
 80034fc:	2201      	movs	r2, #1
 80034fe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	440b      	add	r3, r1
 800350e:	3358      	adds	r3, #88	; 0x58
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	015a      	lsls	r2, r3, #5
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4413      	add	r3, r2
 800351c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003520:	461a      	mov	r2, r3
 8003522:	2301      	movs	r3, #1
 8003524:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	440b      	add	r3, r1
 8003534:	333f      	adds	r3, #63	; 0x3f
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00a      	beq.n	8003552 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	440b      	add	r3, r1
 800354a:	333f      	adds	r3, #63	; 0x3f
 800354c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800354e:	2b02      	cmp	r3, #2
 8003550:	d121      	bne.n	8003596 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	015a      	lsls	r2, r3, #5
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	4413      	add	r3, r2
 800355a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	0151      	lsls	r1, r2, #5
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	440a      	add	r2, r1
 8003568:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800356c:	f043 0302 	orr.w	r3, r3, #2
 8003570:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f003 fd38 	bl	8006ff2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	015a      	lsls	r2, r3, #5
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	4413      	add	r3, r2
 800358a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800358e:	461a      	mov	r2, r3
 8003590:	2310      	movs	r3, #16
 8003592:	6093      	str	r3, [r2, #8]
 8003594:	e070      	b.n	8003678 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4613      	mov	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	440b      	add	r3, r1
 80035a4:	333f      	adds	r3, #63	; 0x3f
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d12a      	bne.n	8003602 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	015a      	lsls	r2, r3, #5
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	4413      	add	r3, r2
 80035b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	0151      	lsls	r1, r2, #5
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	440a      	add	r2, r1
 80035c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80035ca:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	4613      	mov	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	440b      	add	r3, r1
 80035da:	335c      	adds	r3, #92	; 0x5c
 80035dc:	2201      	movs	r2, #1
 80035de:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	b2d8      	uxtb	r0, r3
 80035e4:	6879      	ldr	r1, [r7, #4]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	4613      	mov	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4413      	add	r3, r2
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	440b      	add	r3, r1
 80035f2:	335c      	adds	r3, #92	; 0x5c
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	4601      	mov	r1, r0
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f005 fe9c 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003600:	e03a      	b.n	8003678 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	4613      	mov	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	440b      	add	r3, r1
 8003610:	333f      	adds	r3, #63	; 0x3f
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d12f      	bne.n	8003678 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003618:	6879      	ldr	r1, [r7, #4]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	4613      	mov	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4413      	add	r3, r2
 8003622:	00db      	lsls	r3, r3, #3
 8003624:	440b      	add	r3, r1
 8003626:	335c      	adds	r3, #92	; 0x5c
 8003628:	2201      	movs	r2, #1
 800362a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800362c:	6879      	ldr	r1, [r7, #4]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	440b      	add	r3, r1
 800363a:	3350      	adds	r3, #80	; 0x50
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	f083 0301 	eor.w	r3, r3, #1
 8003642:	b2d8      	uxtb	r0, r3
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	440b      	add	r3, r1
 8003652:	3350      	adds	r3, #80	; 0x50
 8003654:	4602      	mov	r2, r0
 8003656:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	b2d8      	uxtb	r0, r3
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	440b      	add	r3, r1
 800366a:	335c      	adds	r3, #92	; 0x5c
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	4601      	mov	r1, r0
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f005 fe60 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8003678:	6879      	ldr	r1, [r7, #4]
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	4613      	mov	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	440b      	add	r3, r1
 8003686:	3350      	adds	r3, #80	; 0x50
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	f083 0301 	eor.w	r3, r3, #1
 800368e:	b2d8      	uxtb	r0, r3
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	4613      	mov	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	4413      	add	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	440b      	add	r3, r1
 800369e:	3350      	adds	r3, #80	; 0x50
 80036a0:	4602      	mov	r2, r0
 80036a2:	701a      	strb	r2, [r3, #0]
}
 80036a4:	e1f7      	b.n	8003a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	015a      	lsls	r2, r3, #5
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 0302 	and.w	r3, r3, #2
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	f040 811a 	bne.w	80038f2 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	015a      	lsls	r2, r3, #5
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	4413      	add	r3, r2
 80036c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	0151      	lsls	r1, r2, #5
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	440a      	add	r2, r1
 80036d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036d8:	f023 0302 	bic.w	r3, r3, #2
 80036dc:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	4613      	mov	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	4413      	add	r3, r2
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	440b      	add	r3, r1
 80036ec:	335d      	adds	r3, #93	; 0x5d
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d10a      	bne.n	800370a <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	440b      	add	r3, r1
 8003702:	335c      	adds	r3, #92	; 0x5c
 8003704:	2201      	movs	r2, #1
 8003706:	701a      	strb	r2, [r3, #0]
 8003708:	e0d9      	b.n	80038be <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	440b      	add	r3, r1
 8003718:	335d      	adds	r3, #93	; 0x5d
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b05      	cmp	r3, #5
 800371e:	d10a      	bne.n	8003736 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003720:	6879      	ldr	r1, [r7, #4]
 8003722:	68fa      	ldr	r2, [r7, #12]
 8003724:	4613      	mov	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	4413      	add	r3, r2
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	440b      	add	r3, r1
 800372e:	335c      	adds	r3, #92	; 0x5c
 8003730:	2205      	movs	r2, #5
 8003732:	701a      	strb	r2, [r3, #0]
 8003734:	e0c3      	b.n	80038be <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	4613      	mov	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4413      	add	r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	440b      	add	r3, r1
 8003744:	335d      	adds	r3, #93	; 0x5d
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b06      	cmp	r3, #6
 800374a:	d00a      	beq.n	8003762 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	4613      	mov	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	440b      	add	r3, r1
 800375a:	335d      	adds	r3, #93	; 0x5d
 800375c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800375e:	2b08      	cmp	r3, #8
 8003760:	d156      	bne.n	8003810 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	4613      	mov	r3, r2
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	4413      	add	r3, r2
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	440b      	add	r3, r1
 8003770:	3358      	adds	r3, #88	; 0x58
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	1c59      	adds	r1, r3, #1
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	4613      	mov	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4413      	add	r3, r2
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4403      	add	r3, r0
 8003784:	3358      	adds	r3, #88	; 0x58
 8003786:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	4613      	mov	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	440b      	add	r3, r1
 8003796:	3358      	adds	r3, #88	; 0x58
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b03      	cmp	r3, #3
 800379c:	d914      	bls.n	80037c8 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	440b      	add	r3, r1
 80037ac:	3358      	adds	r3, #88	; 0x58
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	4613      	mov	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	4413      	add	r3, r2
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	440b      	add	r3, r1
 80037c0:	335c      	adds	r3, #92	; 0x5c
 80037c2:	2204      	movs	r2, #4
 80037c4:	701a      	strb	r2, [r3, #0]
 80037c6:	e009      	b.n	80037dc <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	440b      	add	r3, r1
 80037d6:	335c      	adds	r3, #92	; 0x5c
 80037d8:	2202      	movs	r2, #2
 80037da:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	015a      	lsls	r2, r3, #5
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	4413      	add	r3, r2
 80037e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80037f2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80037fa:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	4413      	add	r3, r2
 8003804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003808:	461a      	mov	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	e056      	b.n	80038be <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	4613      	mov	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	00db      	lsls	r3, r3, #3
 800381c:	440b      	add	r3, r1
 800381e:	335d      	adds	r3, #93	; 0x5d
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b03      	cmp	r3, #3
 8003824:	d123      	bne.n	800386e <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	4613      	mov	r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	4413      	add	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	440b      	add	r3, r1
 8003834:	335c      	adds	r3, #92	; 0x5c
 8003836:	2202      	movs	r2, #2
 8003838:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	015a      	lsls	r2, r3, #5
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4413      	add	r3, r2
 8003842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003850:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003858:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4413      	add	r3, r2
 8003862:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003866:	461a      	mov	r2, r3
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	6013      	str	r3, [r2, #0]
 800386c:	e027      	b.n	80038be <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	440b      	add	r3, r1
 800387c:	335d      	adds	r3, #93	; 0x5d
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b07      	cmp	r3, #7
 8003882:	d11c      	bne.n	80038be <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	4613      	mov	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	440b      	add	r3, r1
 8003892:	3358      	adds	r3, #88	; 0x58
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	1c59      	adds	r1, r3, #1
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	4613      	mov	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4413      	add	r3, r2
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	4403      	add	r3, r0
 80038a6:	3358      	adds	r3, #88	; 0x58
 80038a8:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	4613      	mov	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	4413      	add	r3, r2
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	440b      	add	r3, r1
 80038b8:	335c      	adds	r3, #92	; 0x5c
 80038ba:	2204      	movs	r2, #4
 80038bc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	015a      	lsls	r2, r3, #5
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4413      	add	r3, r2
 80038c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ca:	461a      	mov	r2, r3
 80038cc:	2302      	movs	r3, #2
 80038ce:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	b2d8      	uxtb	r0, r3
 80038d4:	6879      	ldr	r1, [r7, #4]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	440b      	add	r3, r1
 80038e2:	335c      	adds	r3, #92	; 0x5c
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	461a      	mov	r2, r3
 80038e8:	4601      	mov	r1, r0
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f005 fd24 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80038f0:	e0d1      	b.n	8003a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	015a      	lsls	r2, r3, #5
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	4413      	add	r3, r2
 80038fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003904:	2b80      	cmp	r3, #128	; 0x80
 8003906:	d13e      	bne.n	8003986 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	015a      	lsls	r2, r3, #5
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	4413      	add	r3, r2
 8003910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	0151      	lsls	r1, r2, #5
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	440a      	add	r2, r1
 800391e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003922:	f043 0302 	orr.w	r3, r3, #2
 8003926:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	440b      	add	r3, r1
 8003936:	3358      	adds	r3, #88	; 0x58
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	1c59      	adds	r1, r3, #1
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4403      	add	r3, r0
 800394a:	3358      	adds	r3, #88	; 0x58
 800394c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4613      	mov	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	4413      	add	r3, r2
 8003958:	00db      	lsls	r3, r3, #3
 800395a:	440b      	add	r3, r1
 800395c:	335d      	adds	r3, #93	; 0x5d
 800395e:	2206      	movs	r2, #6
 8003960:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	4611      	mov	r1, r2
 800396c:	4618      	mov	r0, r3
 800396e:	f003 fb40 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	015a      	lsls	r2, r3, #5
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	4413      	add	r3, r2
 800397a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800397e:	461a      	mov	r2, r3
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	6093      	str	r3, [r2, #8]
}
 8003984:	e087      	b.n	8003a96 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	015a      	lsls	r2, r3, #5
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4413      	add	r3, r2
 800398e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b10      	cmp	r3, #16
 800399a:	d17c      	bne.n	8003a96 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	440b      	add	r3, r1
 80039aa:	333f      	adds	r3, #63	; 0x3f
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d122      	bne.n	80039f8 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	4613      	mov	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	440b      	add	r3, r1
 80039c0:	3358      	adds	r3, #88	; 0x58
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	015a      	lsls	r2, r3, #5
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	4413      	add	r3, r2
 80039ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	0151      	lsls	r1, r2, #5
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	440a      	add	r2, r1
 80039dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039e0:	f043 0302 	orr.w	r3, r3, #2
 80039e4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	b2d2      	uxtb	r2, r2
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f003 fafe 	bl	8006ff2 <USB_HC_Halt>
 80039f6:	e045      	b.n	8003a84 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	440b      	add	r3, r1
 8003a06:	333f      	adds	r3, #63	; 0x3f
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00a      	beq.n	8003a24 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	4613      	mov	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	4413      	add	r3, r2
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	440b      	add	r3, r1
 8003a1c:	333f      	adds	r3, #63	; 0x3f
 8003a1e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d12f      	bne.n	8003a84 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003a24:	6879      	ldr	r1, [r7, #4]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	440b      	add	r3, r1
 8003a32:	3358      	adds	r3, #88	; 0x58
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d121      	bne.n	8003a84 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8003a40:	6879      	ldr	r1, [r7, #4]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	440b      	add	r3, r1
 8003a4e:	335d      	adds	r3, #93	; 0x5d
 8003a50:	2203      	movs	r2, #3
 8003a52:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	015a      	lsls	r2, r3, #5
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	0151      	lsls	r1, r2, #5
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	440a      	add	r2, r1
 8003a6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a6e:	f043 0302 	orr.w	r3, r3, #2
 8003a72:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f003 fab7 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	015a      	lsls	r2, r3, #5
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a90:	461a      	mov	r2, r3
 8003a92:	2310      	movs	r3, #16
 8003a94:	6093      	str	r3, [r2, #8]
}
 8003a96:	bf00      	nop
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b086      	sub	sp, #24
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003ab4:	78fb      	ldrb	r3, [r7, #3]
 8003ab6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	015a      	lsls	r2, r3, #5
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	4413      	add	r3, r2
 8003ac0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d119      	bne.n	8003b02 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	015a      	lsls	r2, r3, #5
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ada:	461a      	mov	r2, r3
 8003adc:	2304      	movs	r3, #4
 8003ade:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	015a      	lsls	r2, r3, #5
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	0151      	lsls	r1, r2, #5
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	440a      	add	r2, r1
 8003af6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003afa:	f043 0302 	orr.w	r3, r3, #2
 8003afe:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003b00:	e33e      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	015a      	lsls	r2, r3, #5
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	4413      	add	r3, r2
 8003b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f003 0320 	and.w	r3, r3, #32
 8003b14:	2b20      	cmp	r3, #32
 8003b16:	d141      	bne.n	8003b9c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	015a      	lsls	r2, r3, #5
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	4413      	add	r3, r2
 8003b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b24:	461a      	mov	r2, r3
 8003b26:	2320      	movs	r3, #32
 8003b28:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4413      	add	r3, r2
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	440b      	add	r3, r1
 8003b38:	333d      	adds	r3, #61	; 0x3d
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	f040 831f 	bne.w	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	4613      	mov	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	4413      	add	r3, r2
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	440b      	add	r3, r1
 8003b50:	333d      	adds	r3, #61	; 0x3d
 8003b52:	2200      	movs	r2, #0
 8003b54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003b56:	6879      	ldr	r1, [r7, #4]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	00db      	lsls	r3, r3, #3
 8003b62:	440b      	add	r3, r1
 8003b64:	335c      	adds	r3, #92	; 0x5c
 8003b66:	2202      	movs	r2, #2
 8003b68:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	015a      	lsls	r2, r3, #5
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	4413      	add	r3, r2
 8003b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	0151      	lsls	r1, r2, #5
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	440a      	add	r2, r1
 8003b80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b84:	f043 0302 	orr.w	r3, r3, #2
 8003b88:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	4611      	mov	r1, r2
 8003b94:	4618      	mov	r0, r3
 8003b96:	f003 fa2c 	bl	8006ff2 <USB_HC_Halt>
}
 8003b9a:	e2f1      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bae:	2b40      	cmp	r3, #64	; 0x40
 8003bb0:	d13f      	bne.n	8003c32 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	440b      	add	r3, r1
 8003bc0:	335d      	adds	r3, #93	; 0x5d
 8003bc2:	2204      	movs	r2, #4
 8003bc4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003bc6:	6879      	ldr	r1, [r7, #4]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	00db      	lsls	r3, r3, #3
 8003bd2:	440b      	add	r3, r1
 8003bd4:	333d      	adds	r3, #61	; 0x3d
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4613      	mov	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4413      	add	r3, r2
 8003be4:	00db      	lsls	r3, r3, #3
 8003be6:	440b      	add	r3, r1
 8003be8:	3358      	adds	r3, #88	; 0x58
 8003bea:	2200      	movs	r2, #0
 8003bec:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	015a      	lsls	r2, r3, #5
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	0151      	lsls	r1, r2, #5
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	440a      	add	r2, r1
 8003c04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c08:	f043 0302 	orr.w	r3, r3, #2
 8003c0c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	b2d2      	uxtb	r2, r2
 8003c16:	4611      	mov	r1, r2
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f003 f9ea 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	015a      	lsls	r2, r3, #5
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	2340      	movs	r3, #64	; 0x40
 8003c2e:	6093      	str	r3, [r2, #8]
}
 8003c30:	e2a6      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c48:	d122      	bne.n	8003c90 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	0151      	lsls	r1, r2, #5
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	440a      	add	r2, r1
 8003c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c64:	f043 0302 	orr.w	r3, r3, #2
 8003c68:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	b2d2      	uxtb	r2, r2
 8003c72:	4611      	mov	r1, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f003 f9bc 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	015a      	lsls	r2, r3, #5
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c86:	461a      	mov	r2, r3
 8003c88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c8c:	6093      	str	r3, [r2, #8]
}
 8003c8e:	e277      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	015a      	lsls	r2, r3, #5
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	4413      	add	r3, r2
 8003c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d135      	bne.n	8003d12 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4613      	mov	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	4413      	add	r3, r2
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	440b      	add	r3, r1
 8003cb4:	3358      	adds	r3, #88	; 0x58
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	015a      	lsls	r2, r3, #5
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	0151      	lsls	r1, r2, #5
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	440a      	add	r2, r1
 8003cd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003cd4:	f043 0302 	orr.w	r3, r3, #2
 8003cd8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	4611      	mov	r1, r2
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f003 f984 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	015a      	lsls	r2, r3, #5
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	440b      	add	r3, r1
 8003d0a:	335d      	adds	r3, #93	; 0x5d
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]
}
 8003d10:	e236      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	015a      	lsls	r2, r3, #5
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	4413      	add	r3, r2
 8003d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 0308 	and.w	r3, r3, #8
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d12b      	bne.n	8003d80 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	015a      	lsls	r2, r3, #5
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	4413      	add	r3, r2
 8003d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d34:	461a      	mov	r2, r3
 8003d36:	2308      	movs	r3, #8
 8003d38:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	015a      	lsls	r2, r3, #5
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4413      	add	r3, r2
 8003d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	0151      	lsls	r1, r2, #5
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	440a      	add	r2, r1
 8003d50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d54:	f043 0302 	orr.w	r3, r3, #2
 8003d58:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	b2d2      	uxtb	r2, r2
 8003d62:	4611      	mov	r1, r2
 8003d64:	4618      	mov	r0, r3
 8003d66:	f003 f944 	bl	8006ff2 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	4413      	add	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	440b      	add	r3, r1
 8003d78:	335d      	adds	r3, #93	; 0x5d
 8003d7a:	2205      	movs	r2, #5
 8003d7c:	701a      	strb	r2, [r3, #0]
}
 8003d7e:	e1ff      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 0310 	and.w	r3, r3, #16
 8003d92:	2b10      	cmp	r3, #16
 8003d94:	d155      	bne.n	8003e42 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	440b      	add	r3, r1
 8003da4:	3358      	adds	r3, #88	; 0x58
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4613      	mov	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	440b      	add	r3, r1
 8003db8:	335d      	adds	r3, #93	; 0x5d
 8003dba:	2203      	movs	r2, #3
 8003dbc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4413      	add	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	440b      	add	r3, r1
 8003dcc:	333d      	adds	r3, #61	; 0x3d
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d114      	bne.n	8003dfe <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4413      	add	r3, r2
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	440b      	add	r3, r1
 8003de2:	333c      	adds	r3, #60	; 0x3c
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d109      	bne.n	8003dfe <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4613      	mov	r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	4413      	add	r3, r2
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	440b      	add	r3, r1
 8003df8:	333d      	adds	r3, #61	; 0x3d
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	0151      	lsls	r1, r2, #5
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	440a      	add	r2, r1
 8003e14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e18:	f043 0302 	orr.w	r3, r3, #2
 8003e1c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	4611      	mov	r1, r2
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f003 f8e2 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	015a      	lsls	r2, r3, #5
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	4413      	add	r3, r2
 8003e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	6093      	str	r3, [r2, #8]
}
 8003e40:	e19e      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	015a      	lsls	r2, r3, #5
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	4413      	add	r3, r2
 8003e4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e54:	2b80      	cmp	r3, #128	; 0x80
 8003e56:	d12b      	bne.n	8003eb0 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	015a      	lsls	r2, r3, #5
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	4413      	add	r3, r2
 8003e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	0151      	lsls	r1, r2, #5
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	440a      	add	r2, r1
 8003e6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e72:	f043 0302 	orr.w	r3, r3, #2
 8003e76:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	4611      	mov	r1, r2
 8003e82:	4618      	mov	r0, r3
 8003e84:	f003 f8b5 	bl	8006ff2 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	440b      	add	r3, r1
 8003e96:	335d      	adds	r3, #93	; 0x5d
 8003e98:	2206      	movs	r2, #6
 8003e9a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	015a      	lsls	r2, r3, #5
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	2380      	movs	r3, #128	; 0x80
 8003eac:	6093      	str	r3, [r2, #8]
}
 8003eae:	e167      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	015a      	lsls	r2, r3, #5
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec6:	d135      	bne.n	8003f34 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	015a      	lsls	r2, r3, #5
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	4413      	add	r3, r2
 8003ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	0151      	lsls	r1, r2, #5
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	440a      	add	r2, r1
 8003ede:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ee2:	f043 0302 	orr.w	r3, r3, #2
 8003ee6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	4611      	mov	r1, r2
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f003 f87d 	bl	8006ff2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	015a      	lsls	r2, r3, #5
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f04:	461a      	mov	r2, r3
 8003f06:	2310      	movs	r3, #16
 8003f08:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	015a      	lsls	r2, r3, #5
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4413      	add	r3, r2
 8003f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f16:	461a      	mov	r2, r3
 8003f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	4613      	mov	r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	440b      	add	r3, r1
 8003f2c:	335d      	adds	r3, #93	; 0x5d
 8003f2e:	2208      	movs	r2, #8
 8003f30:	701a      	strb	r2, [r3, #0]
}
 8003f32:	e125      	b.n	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	015a      	lsls	r2, r3, #5
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	f040 811a 	bne.w	8004180 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	015a      	lsls	r2, r3, #5
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	4413      	add	r3, r2
 8003f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	0151      	lsls	r1, r2, #5
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	440a      	add	r2, r1
 8003f62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f66:	f023 0302 	bic.w	r3, r3, #2
 8003f6a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003f6c:	6879      	ldr	r1, [r7, #4]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	4613      	mov	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	440b      	add	r3, r1
 8003f7a:	335d      	adds	r3, #93	; 0x5d
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d137      	bne.n	8003ff2 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4613      	mov	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	440b      	add	r3, r1
 8003f90:	335c      	adds	r3, #92	; 0x5c
 8003f92:	2201      	movs	r2, #1
 8003f94:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4413      	add	r3, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	440b      	add	r3, r1
 8003fa4:	333f      	adds	r3, #63	; 0x3f
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d00b      	beq.n	8003fc4 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003fac:	6879      	ldr	r1, [r7, #4]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	440b      	add	r3, r1
 8003fba:	333f      	adds	r3, #63	; 0x3f
 8003fbc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003fbe:	2b03      	cmp	r3, #3
 8003fc0:	f040 80c5 	bne.w	800414e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	440b      	add	r3, r1
 8003fd2:	3351      	adds	r3, #81	; 0x51
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	f083 0301 	eor.w	r3, r3, #1
 8003fda:	b2d8      	uxtb	r0, r3
 8003fdc:	6879      	ldr	r1, [r7, #4]
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4413      	add	r3, r2
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	440b      	add	r3, r1
 8003fea:	3351      	adds	r3, #81	; 0x51
 8003fec:	4602      	mov	r2, r0
 8003fee:	701a      	strb	r2, [r3, #0]
 8003ff0:	e0ad      	b.n	800414e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	4413      	add	r3, r2
 8003ffc:	00db      	lsls	r3, r3, #3
 8003ffe:	440b      	add	r3, r1
 8004000:	335d      	adds	r3, #93	; 0x5d
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	2b03      	cmp	r3, #3
 8004006:	d10a      	bne.n	800401e <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004008:	6879      	ldr	r1, [r7, #4]
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4613      	mov	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4413      	add	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	440b      	add	r3, r1
 8004016:	335c      	adds	r3, #92	; 0x5c
 8004018:	2202      	movs	r2, #2
 800401a:	701a      	strb	r2, [r3, #0]
 800401c:	e097      	b.n	800414e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	4613      	mov	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	440b      	add	r3, r1
 800402c:	335d      	adds	r3, #93	; 0x5d
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b04      	cmp	r3, #4
 8004032:	d10a      	bne.n	800404a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004034:	6879      	ldr	r1, [r7, #4]
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	4613      	mov	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4413      	add	r3, r2
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	440b      	add	r3, r1
 8004042:	335c      	adds	r3, #92	; 0x5c
 8004044:	2202      	movs	r2, #2
 8004046:	701a      	strb	r2, [r3, #0]
 8004048:	e081      	b.n	800414e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	4613      	mov	r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4413      	add	r3, r2
 8004054:	00db      	lsls	r3, r3, #3
 8004056:	440b      	add	r3, r1
 8004058:	335d      	adds	r3, #93	; 0x5d
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b05      	cmp	r3, #5
 800405e:	d10a      	bne.n	8004076 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	440b      	add	r3, r1
 800406e:	335c      	adds	r3, #92	; 0x5c
 8004070:	2205      	movs	r2, #5
 8004072:	701a      	strb	r2, [r3, #0]
 8004074:	e06b      	b.n	800414e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	00db      	lsls	r3, r3, #3
 8004082:	440b      	add	r3, r1
 8004084:	335d      	adds	r3, #93	; 0x5d
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b06      	cmp	r3, #6
 800408a:	d00a      	beq.n	80040a2 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	440b      	add	r3, r1
 800409a:	335d      	adds	r3, #93	; 0x5d
 800409c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d155      	bne.n	800414e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	4613      	mov	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	440b      	add	r3, r1
 80040b0:	3358      	adds	r3, #88	; 0x58
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	1c59      	adds	r1, r3, #1
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4613      	mov	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	4403      	add	r3, r0
 80040c4:	3358      	adds	r3, #88	; 0x58
 80040c6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	440b      	add	r3, r1
 80040d6:	3358      	adds	r3, #88	; 0x58
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b03      	cmp	r3, #3
 80040dc:	d914      	bls.n	8004108 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	440b      	add	r3, r1
 80040ec:	3358      	adds	r3, #88	; 0x58
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	440b      	add	r3, r1
 8004100:	335c      	adds	r3, #92	; 0x5c
 8004102:	2204      	movs	r2, #4
 8004104:	701a      	strb	r2, [r3, #0]
 8004106:	e009      	b.n	800411c <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	4613      	mov	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4413      	add	r3, r2
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	440b      	add	r3, r1
 8004116:	335c      	adds	r3, #92	; 0x5c
 8004118:	2202      	movs	r2, #2
 800411a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	015a      	lsls	r2, r3, #5
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	4413      	add	r3, r2
 8004124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004132:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800413a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	015a      	lsls	r2, r3, #5
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	4413      	add	r3, r2
 8004144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004148:	461a      	mov	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	015a      	lsls	r2, r3, #5
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	4413      	add	r3, r2
 8004156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800415a:	461a      	mov	r2, r3
 800415c:	2302      	movs	r3, #2
 800415e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	b2d8      	uxtb	r0, r3
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4613      	mov	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	4413      	add	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	440b      	add	r3, r1
 8004172:	335c      	adds	r3, #92	; 0x5c
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	4601      	mov	r1, r0
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f005 f8dc 	bl	8009338 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004180:	bf00      	nop
 8004182:	3718      	adds	r7, #24
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08a      	sub	sp, #40	; 0x28
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	f003 030f 	and.w	r3, r3, #15
 80041a8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	0c5b      	lsrs	r3, r3, #17
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	091b      	lsrs	r3, r3, #4
 80041b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041bc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d003      	beq.n	80041cc <HCD_RXQLVL_IRQHandler+0x44>
 80041c4:	2b05      	cmp	r3, #5
 80041c6:	f000 8082 	beq.w	80042ce <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80041ca:	e083      	b.n	80042d4 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d07f      	beq.n	80042d2 <HCD_RXQLVL_IRQHandler+0x14a>
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	440b      	add	r3, r1
 80041e0:	3344      	adds	r3, #68	; 0x44
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d074      	beq.n	80042d2 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6818      	ldr	r0, [r3, #0]
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	69ba      	ldr	r2, [r7, #24]
 80041f0:	4613      	mov	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	4413      	add	r3, r2
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	440b      	add	r3, r1
 80041fa:	3344      	adds	r3, #68	; 0x44
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	b292      	uxth	r2, r2
 8004202:	4619      	mov	r1, r3
 8004204:	f002 fa93 	bl	800672e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004208:	6879      	ldr	r1, [r7, #4]
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	4613      	mov	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	4413      	add	r3, r2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	440b      	add	r3, r1
 8004216:	3344      	adds	r3, #68	; 0x44
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	18d1      	adds	r1, r2, r3
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4613      	mov	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4403      	add	r3, r0
 800422c:	3344      	adds	r3, #68	; 0x44
 800422e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	440b      	add	r3, r1
 800423e:	334c      	adds	r3, #76	; 0x4c
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	18d1      	adds	r1, r2, r3
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4613      	mov	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4413      	add	r3, r2
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	4403      	add	r3, r0
 8004254:	334c      	adds	r3, #76	; 0x4c
 8004256:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	015a      	lsls	r2, r3, #5
 800425c:	6a3b      	ldr	r3, [r7, #32]
 800425e:	4413      	add	r3, r2
 8004260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004264:	691a      	ldr	r2, [r3, #16]
 8004266:	4b1d      	ldr	r3, [pc, #116]	; (80042dc <HCD_RXQLVL_IRQHandler+0x154>)
 8004268:	4013      	ands	r3, r2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d031      	beq.n	80042d2 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	015a      	lsls	r2, r3, #5
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	4413      	add	r3, r2
 8004276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004284:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800428c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	6a3b      	ldr	r3, [r7, #32]
 8004294:	4413      	add	r3, r2
 8004296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800429a:	461a      	mov	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4613      	mov	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4413      	add	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	440b      	add	r3, r1
 80042ae:	3350      	adds	r3, #80	; 0x50
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	f083 0301 	eor.w	r3, r3, #1
 80042b6:	b2d8      	uxtb	r0, r3
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4613      	mov	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	4413      	add	r3, r2
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	440b      	add	r3, r1
 80042c6:	3350      	adds	r3, #80	; 0x50
 80042c8:	4602      	mov	r2, r0
 80042ca:	701a      	strb	r2, [r3, #0]
      break;
 80042cc:	e001      	b.n	80042d2 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80042ce:	bf00      	nop
 80042d0:	e000      	b.n	80042d4 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80042d2:	bf00      	nop
  }
}
 80042d4:	bf00      	nop
 80042d6:	3728      	adds	r7, #40	; 0x28
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	1ff80000 	.word	0x1ff80000

080042e0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800430c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b02      	cmp	r3, #2
 8004316:	d10b      	bne.n	8004330 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b01      	cmp	r3, #1
 8004320:	d102      	bne.n	8004328 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f004 ffec 	bl	8009300 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	f043 0302 	orr.w	r3, r3, #2
 800432e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b08      	cmp	r3, #8
 8004338:	d132      	bne.n	80043a0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	f043 0308 	orr.w	r3, r3, #8
 8004340:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f003 0304 	and.w	r3, r3, #4
 8004348:	2b04      	cmp	r3, #4
 800434a:	d126      	bne.n	800439a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	2b02      	cmp	r3, #2
 8004352:	d113      	bne.n	800437c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800435a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800435e:	d106      	bne.n	800436e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2102      	movs	r1, #2
 8004366:	4618      	mov	r0, r3
 8004368:	f002 fb1c 	bl	80069a4 <USB_InitFSLSPClkSel>
 800436c:	e011      	b.n	8004392 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2101      	movs	r1, #1
 8004374:	4618      	mov	r0, r3
 8004376:	f002 fb15 	bl	80069a4 <USB_InitFSLSPClkSel>
 800437a:	e00a      	b.n	8004392 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d106      	bne.n	8004392 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800438a:	461a      	mov	r2, r3
 800438c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004390:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f004 ffde 	bl	8009354 <HAL_HCD_PortEnabled_Callback>
 8004398:	e002      	b.n	80043a0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f004 ffe8 	bl	8009370 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 0320 	and.w	r3, r3, #32
 80043a6:	2b20      	cmp	r3, #32
 80043a8:	d103      	bne.n	80043b2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	f043 0320 	orr.w	r3, r3, #32
 80043b0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80043b8:	461a      	mov	r2, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	6013      	str	r3, [r2, #0]
}
 80043be:	bf00      	nop
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
	...

080043c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e11f      	b.n	800461a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d106      	bne.n	80043f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7fd f9fc 	bl	80017ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2224      	movs	r2, #36	; 0x24
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0201 	bic.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800441a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800442a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800442c:	f001 f9de 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8004430:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	4a7b      	ldr	r2, [pc, #492]	; (8004624 <HAL_I2C_Init+0x25c>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d807      	bhi.n	800444c <HAL_I2C_Init+0x84>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4a7a      	ldr	r2, [pc, #488]	; (8004628 <HAL_I2C_Init+0x260>)
 8004440:	4293      	cmp	r3, r2
 8004442:	bf94      	ite	ls
 8004444:	2301      	movls	r3, #1
 8004446:	2300      	movhi	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	e006      	b.n	800445a <HAL_I2C_Init+0x92>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4a77      	ldr	r2, [pc, #476]	; (800462c <HAL_I2C_Init+0x264>)
 8004450:	4293      	cmp	r3, r2
 8004452:	bf94      	ite	ls
 8004454:	2301      	movls	r3, #1
 8004456:	2300      	movhi	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e0db      	b.n	800461a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4a72      	ldr	r2, [pc, #456]	; (8004630 <HAL_I2C_Init+0x268>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	0c9b      	lsrs	r3, r3, #18
 800446c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	430a      	orrs	r2, r1
 8004480:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	4a64      	ldr	r2, [pc, #400]	; (8004624 <HAL_I2C_Init+0x25c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d802      	bhi.n	800449c <HAL_I2C_Init+0xd4>
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	3301      	adds	r3, #1
 800449a:	e009      	b.n	80044b0 <HAL_I2C_Init+0xe8>
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044a2:	fb02 f303 	mul.w	r3, r2, r3
 80044a6:	4a63      	ldr	r2, [pc, #396]	; (8004634 <HAL_I2C_Init+0x26c>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	099b      	lsrs	r3, r3, #6
 80044ae:	3301      	adds	r3, #1
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	6812      	ldr	r2, [r2, #0]
 80044b4:	430b      	orrs	r3, r1
 80044b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	4956      	ldr	r1, [pc, #344]	; (8004624 <HAL_I2C_Init+0x25c>)
 80044cc:	428b      	cmp	r3, r1
 80044ce:	d80d      	bhi.n	80044ec <HAL_I2C_Init+0x124>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	1e59      	subs	r1, r3, #1
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	fbb1 f3f3 	udiv	r3, r1, r3
 80044de:	3301      	adds	r3, #1
 80044e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e4:	2b04      	cmp	r3, #4
 80044e6:	bf38      	it	cc
 80044e8:	2304      	movcc	r3, #4
 80044ea:	e04f      	b.n	800458c <HAL_I2C_Init+0x1c4>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d111      	bne.n	8004518 <HAL_I2C_Init+0x150>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	1e58      	subs	r0, r3, #1
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6859      	ldr	r1, [r3, #4]
 80044fc:	460b      	mov	r3, r1
 80044fe:	005b      	lsls	r3, r3, #1
 8004500:	440b      	add	r3, r1
 8004502:	fbb0 f3f3 	udiv	r3, r0, r3
 8004506:	3301      	adds	r3, #1
 8004508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800450c:	2b00      	cmp	r3, #0
 800450e:	bf0c      	ite	eq
 8004510:	2301      	moveq	r3, #1
 8004512:	2300      	movne	r3, #0
 8004514:	b2db      	uxtb	r3, r3
 8004516:	e012      	b.n	800453e <HAL_I2C_Init+0x176>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	1e58      	subs	r0, r3, #1
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6859      	ldr	r1, [r3, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	0099      	lsls	r1, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	fbb0 f3f3 	udiv	r3, r0, r3
 800452e:	3301      	adds	r3, #1
 8004530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf0c      	ite	eq
 8004538:	2301      	moveq	r3, #1
 800453a:	2300      	movne	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_I2C_Init+0x17e>
 8004542:	2301      	movs	r3, #1
 8004544:	e022      	b.n	800458c <HAL_I2C_Init+0x1c4>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10e      	bne.n	800456c <HAL_I2C_Init+0x1a4>
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1e58      	subs	r0, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6859      	ldr	r1, [r3, #4]
 8004556:	460b      	mov	r3, r1
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	440b      	add	r3, r1
 800455c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004560:	3301      	adds	r3, #1
 8004562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004566:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800456a:	e00f      	b.n	800458c <HAL_I2C_Init+0x1c4>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	1e58      	subs	r0, r3, #1
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6859      	ldr	r1, [r3, #4]
 8004574:	460b      	mov	r3, r1
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	0099      	lsls	r1, r3, #2
 800457c:	440b      	add	r3, r1
 800457e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004582:	3301      	adds	r3, #1
 8004584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004588:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	6809      	ldr	r1, [r1, #0]
 8004590:	4313      	orrs	r3, r2
 8004592:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	69da      	ldr	r2, [r3, #28]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	6911      	ldr	r1, [r2, #16]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	68d2      	ldr	r2, [r2, #12]
 80045c6:	4311      	orrs	r1, r2
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6812      	ldr	r2, [r2, #0]
 80045cc:	430b      	orrs	r3, r1
 80045ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695a      	ldr	r2, [r3, #20]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	430a      	orrs	r2, r1
 80045ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0201 	orr.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2220      	movs	r2, #32
 8004606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	000186a0 	.word	0x000186a0
 8004628:	001e847f 	.word	0x001e847f
 800462c:	003d08ff 	.word	0x003d08ff
 8004630:	431bde83 	.word	0x431bde83
 8004634:	10624dd3 	.word	0x10624dd3

08004638 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e128      	b.n	800489c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a90      	ldr	r2, [pc, #576]	; (80048a4 <HAL_I2S_Init+0x26c>)
 8004662:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7fd f909 	bl	800187c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2202      	movs	r2, #2
 800466e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6812      	ldr	r2, [r2, #0]
 800467c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004680:	f023 030f 	bic.w	r3, r3, #15
 8004684:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2202      	movs	r2, #2
 800468c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	2b02      	cmp	r3, #2
 8004694:	d060      	beq.n	8004758 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d102      	bne.n	80046a4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800469e:	2310      	movs	r3, #16
 80046a0:	617b      	str	r3, [r7, #20]
 80046a2:	e001      	b.n	80046a8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80046a4:	2320      	movs	r3, #32
 80046a6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b20      	cmp	r3, #32
 80046ae:	d802      	bhi.n	80046b6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80046b6:	2001      	movs	r0, #1
 80046b8:	f001 f9a2 	bl	8005a00 <HAL_RCCEx_GetPeriphCLKFreq>
 80046bc:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046c6:	d125      	bne.n	8004714 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d010      	beq.n	80046f2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80046da:	4613      	mov	r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	4413      	add	r3, r2
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	461a      	mov	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ec:	3305      	adds	r3, #5
 80046ee:	613b      	str	r3, [r7, #16]
 80046f0:	e01f      	b.n	8004732 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80046fc:	4613      	mov	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	4413      	add	r3, r2
 8004702:	005b      	lsls	r3, r3, #1
 8004704:	461a      	mov	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	fbb2 f3f3 	udiv	r3, r2, r3
 800470e:	3305      	adds	r3, #5
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	e00e      	b.n	8004732 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	fbb2 f2f3 	udiv	r2, r2, r3
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	461a      	mov	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	fbb2 f3f3 	udiv	r3, r2, r3
 800472e:	3305      	adds	r3, #5
 8004730:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4a5c      	ldr	r2, [pc, #368]	; (80048a8 <HAL_I2S_Init+0x270>)
 8004736:	fba2 2303 	umull	r2, r3, r2, r3
 800473a:	08db      	lsrs	r3, r3, #3
 800473c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	085b      	lsrs	r3, r3, #1
 800474e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	021b      	lsls	r3, r3, #8
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	e003      	b.n	8004760 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004758:	2302      	movs	r3, #2
 800475a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800475c:	2300      	movs	r3, #0
 800475e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d902      	bls.n	800476c <HAL_I2S_Init+0x134>
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	2bff      	cmp	r3, #255	; 0xff
 800476a:	d907      	bls.n	800477c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004770:	f043 0210 	orr.w	r2, r3, #16
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e08f      	b.n	800489c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	691a      	ldr	r2, [r3, #16]
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	ea42 0103 	orr.w	r1, r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69fa      	ldr	r2, [r7, #28]
 800478c:	430a      	orrs	r2, r1
 800478e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800479a:	f023 030f 	bic.w	r3, r3, #15
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	6851      	ldr	r1, [r2, #4]
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6892      	ldr	r2, [r2, #8]
 80047a6:	4311      	orrs	r1, r2
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	68d2      	ldr	r2, [r2, #12]
 80047ac:	4311      	orrs	r1, r2
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6992      	ldr	r2, [r2, #24]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047be:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d161      	bne.n	800488c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a38      	ldr	r2, [pc, #224]	; (80048ac <HAL_I2S_Init+0x274>)
 80047cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a37      	ldr	r2, [pc, #220]	; (80048b0 <HAL_I2S_Init+0x278>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d101      	bne.n	80047dc <HAL_I2S_Init+0x1a4>
 80047d8:	4b36      	ldr	r3, [pc, #216]	; (80048b4 <HAL_I2S_Init+0x27c>)
 80047da:	e001      	b.n	80047e0 <HAL_I2S_Init+0x1a8>
 80047dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6812      	ldr	r2, [r2, #0]
 80047e6:	4932      	ldr	r1, [pc, #200]	; (80048b0 <HAL_I2S_Init+0x278>)
 80047e8:	428a      	cmp	r2, r1
 80047ea:	d101      	bne.n	80047f0 <HAL_I2S_Init+0x1b8>
 80047ec:	4a31      	ldr	r2, [pc, #196]	; (80048b4 <HAL_I2S_Init+0x27c>)
 80047ee:	e001      	b.n	80047f4 <HAL_I2S_Init+0x1bc>
 80047f0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80047f4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80047f8:	f023 030f 	bic.w	r3, r3, #15
 80047fc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a2b      	ldr	r2, [pc, #172]	; (80048b0 <HAL_I2S_Init+0x278>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d101      	bne.n	800480c <HAL_I2S_Init+0x1d4>
 8004808:	4b2a      	ldr	r3, [pc, #168]	; (80048b4 <HAL_I2S_Init+0x27c>)
 800480a:	e001      	b.n	8004810 <HAL_I2S_Init+0x1d8>
 800480c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004810:	2202      	movs	r2, #2
 8004812:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a25      	ldr	r2, [pc, #148]	; (80048b0 <HAL_I2S_Init+0x278>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d101      	bne.n	8004822 <HAL_I2S_Init+0x1ea>
 800481e:	4b25      	ldr	r3, [pc, #148]	; (80048b4 <HAL_I2S_Init+0x27c>)
 8004820:	e001      	b.n	8004826 <HAL_I2S_Init+0x1ee>
 8004822:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004826:	69db      	ldr	r3, [r3, #28]
 8004828:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004832:	d003      	beq.n	800483c <HAL_I2S_Init+0x204>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d103      	bne.n	8004844 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800483c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	e001      	b.n	8004848 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004844:	2300      	movs	r3, #0
 8004846:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	b299      	uxth	r1, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800485e:	4303      	orrs	r3, r0
 8004860:	b29b      	uxth	r3, r3
 8004862:	430b      	orrs	r3, r1
 8004864:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004866:	4313      	orrs	r3, r2
 8004868:	b29a      	uxth	r2, r3
 800486a:	897b      	ldrh	r3, [r7, #10]
 800486c:	4313      	orrs	r3, r2
 800486e:	b29b      	uxth	r3, r3
 8004870:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004874:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a0d      	ldr	r2, [pc, #52]	; (80048b0 <HAL_I2S_Init+0x278>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d101      	bne.n	8004884 <HAL_I2S_Init+0x24c>
 8004880:	4b0c      	ldr	r3, [pc, #48]	; (80048b4 <HAL_I2S_Init+0x27c>)
 8004882:	e001      	b.n	8004888 <HAL_I2S_Init+0x250>
 8004884:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004888:	897a      	ldrh	r2, [r7, #10]
 800488a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3720      	adds	r7, #32
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	080049af 	.word	0x080049af
 80048a8:	cccccccd 	.word	0xcccccccd
 80048ac:	08004ac5 	.word	0x08004ac5
 80048b0:	40003800 	.word	0x40003800
 80048b4:	40003400 	.word	0x40003400

080048b8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	881a      	ldrh	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	1c9a      	adds	r2, r3, #2
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004924:	b29b      	uxth	r3, r3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10e      	bne.n	8004948 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004938:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7ff ffb8 	bl	80048b8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004948:	bf00      	nop
 800494a:	3708      	adds	r7, #8
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	b292      	uxth	r2, r2
 8004964:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496a:	1c9a      	adds	r2, r3, #2
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004974:	b29b      	uxth	r3, r3
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004982:	b29b      	uxth	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10e      	bne.n	80049a6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004996:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff ff93 	bl	80048cc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80049a6:	bf00      	nop
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b086      	sub	sp, #24
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d13a      	bne.n	8004a40 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d109      	bne.n	80049e8 <I2S_IRQHandler+0x3a>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049de:	2b40      	cmp	r3, #64	; 0x40
 80049e0:	d102      	bne.n	80049e8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7ff ffb4 	bl	8004950 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ee:	2b40      	cmp	r3, #64	; 0x40
 80049f0:	d126      	bne.n	8004a40 <I2S_IRQHandler+0x92>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f003 0320 	and.w	r3, r3, #32
 80049fc:	2b20      	cmp	r3, #32
 80049fe:	d11f      	bne.n	8004a40 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	685a      	ldr	r2, [r3, #4]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a0e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004a10:	2300      	movs	r3, #0
 8004a12:	613b      	str	r3, [r7, #16]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	613b      	str	r3, [r7, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a32:	f043 0202 	orr.w	r2, r3, #2
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7ff ff50 	bl	80048e0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	d136      	bne.n	8004aba <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d109      	bne.n	8004a6a <I2S_IRQHandler+0xbc>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a60:	2b80      	cmp	r3, #128	; 0x80
 8004a62:	d102      	bne.n	8004a6a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff ff45 	bl	80048f4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f003 0308 	and.w	r3, r3, #8
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d122      	bne.n	8004aba <I2S_IRQHandler+0x10c>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f003 0320 	and.w	r3, r3, #32
 8004a7e:	2b20      	cmp	r3, #32
 8004a80:	d11b      	bne.n	8004aba <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004a90:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004a92:	2300      	movs	r3, #0
 8004a94:	60fb      	str	r3, [r7, #12]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aac:	f043 0204 	orr.w	r2, r3, #4
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff ff13 	bl	80048e0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004aba:	bf00      	nop
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
	...

08004ac4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b088      	sub	sp, #32
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4aa2      	ldr	r2, [pc, #648]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d101      	bne.n	8004ae2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004ade:	4ba2      	ldr	r3, [pc, #648]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004ae0:	e001      	b.n	8004ae6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004ae2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a9b      	ldr	r2, [pc, #620]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d101      	bne.n	8004b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004afc:	4b9a      	ldr	r3, [pc, #616]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004afe:	e001      	b.n	8004b04 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004b00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b10:	d004      	beq.n	8004b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f040 8099 	bne.w	8004c4e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d107      	bne.n	8004b36 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d002      	beq.n	8004b36 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f925 	bl	8004d80 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d107      	bne.n	8004b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d002      	beq.n	8004b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f9c8 	bl	8004ee0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b56:	2b40      	cmp	r3, #64	; 0x40
 8004b58:	d13a      	bne.n	8004bd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f003 0320 	and.w	r3, r3, #32
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d035      	beq.n	8004bd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a7e      	ldr	r2, [pc, #504]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d101      	bne.n	8004b72 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004b6e:	4b7e      	ldr	r3, [pc, #504]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004b70:	e001      	b.n	8004b76 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004b72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4979      	ldr	r1, [pc, #484]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004b7e:	428b      	cmp	r3, r1
 8004b80:	d101      	bne.n	8004b86 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004b82:	4b79      	ldr	r3, [pc, #484]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004b84:	e001      	b.n	8004b8a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004b86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b8a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b8e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004b9e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	60fb      	str	r3, [r7, #12]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	60fb      	str	r3, [r7, #12]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc2:	f043 0202 	orr.w	r2, r3, #2
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7ff fe88 	bl	80048e0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b08      	cmp	r3, #8
 8004bd8:	f040 80be 	bne.w	8004d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f003 0320 	and.w	r3, r3, #32
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	f000 80b8 	beq.w	8004d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004bf6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a59      	ldr	r2, [pc, #356]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d101      	bne.n	8004c06 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004c02:	4b59      	ldr	r3, [pc, #356]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c04:	e001      	b.n	8004c0a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004c06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4954      	ldr	r1, [pc, #336]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c12:	428b      	cmp	r3, r1
 8004c14:	d101      	bne.n	8004c1a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004c16:	4b54      	ldr	r3, [pc, #336]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c18:	e001      	b.n	8004c1e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004c1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c22:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c24:	2300      	movs	r3, #0
 8004c26:	60bb      	str	r3, [r7, #8]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	60bb      	str	r3, [r7, #8]
 8004c30:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3e:	f043 0204 	orr.w	r2, r3, #4
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff fe4a 	bl	80048e0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004c4c:	e084      	b.n	8004d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d107      	bne.n	8004c68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d002      	beq.n	8004c68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 f8be 	bl	8004de4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d107      	bne.n	8004c82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f8fd 	bl	8004e7c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c88:	2b40      	cmp	r3, #64	; 0x40
 8004c8a:	d12f      	bne.n	8004cec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f003 0320 	and.w	r3, r3, #32
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d02a      	beq.n	8004cec <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ca4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a2e      	ldr	r2, [pc, #184]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d101      	bne.n	8004cb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004cb0:	4b2d      	ldr	r3, [pc, #180]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004cb2:	e001      	b.n	8004cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004cb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4929      	ldr	r1, [pc, #164]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004cc0:	428b      	cmp	r3, r1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004cc4:	4b28      	ldr	r3, [pc, #160]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004cc6:	e001      	b.n	8004ccc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004cc8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ccc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004cd0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cde:	f043 0202 	orr.w	r2, r3, #2
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7ff fdfa 	bl	80048e0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	f003 0308 	and.w	r3, r3, #8
 8004cf2:	2b08      	cmp	r3, #8
 8004cf4:	d131      	bne.n	8004d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f003 0320 	and.w	r3, r3, #32
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d02c      	beq.n	8004d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a17      	ldr	r2, [pc, #92]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d101      	bne.n	8004d0e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004d0a:	4b17      	ldr	r3, [pc, #92]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d0c:	e001      	b.n	8004d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004d0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d12:	685a      	ldr	r2, [r3, #4]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4912      	ldr	r1, [pc, #72]	; (8004d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d1a:	428b      	cmp	r3, r1
 8004d1c:	d101      	bne.n	8004d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004d1e:	4b12      	ldr	r3, [pc, #72]	; (8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d20:	e001      	b.n	8004d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004d22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d26:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d2a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d3a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d48:	f043 0204 	orr.w	r2, r3, #4
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7ff fdc5 	bl	80048e0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d56:	e000      	b.n	8004d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d58:	bf00      	nop
}
 8004d5a:	bf00      	nop
 8004d5c:	3720      	adds	r7, #32
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40003800 	.word	0x40003800
 8004d68:	40003400 	.word	0x40003400

08004d6c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8c:	1c99      	adds	r1, r3, #2
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6251      	str	r1, [r2, #36]	; 0x24
 8004d92:	881a      	ldrh	r2, [r3, #0]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	3b01      	subs	r3, #1
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d113      	bne.n	8004dda <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004dc0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d106      	bne.n	8004dda <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7ff ffc9 	bl	8004d6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004dda:	bf00      	nop
 8004ddc:	3708      	adds	r7, #8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
	...

08004de4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	1c99      	adds	r1, r3, #2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6251      	str	r1, [r2, #36]	; 0x24
 8004df6:	8819      	ldrh	r1, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1d      	ldr	r2, [pc, #116]	; (8004e74 <I2SEx_TxISR_I2SExt+0x90>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d101      	bne.n	8004e06 <I2SEx_TxISR_I2SExt+0x22>
 8004e02:	4b1d      	ldr	r3, [pc, #116]	; (8004e78 <I2SEx_TxISR_I2SExt+0x94>)
 8004e04:	e001      	b.n	8004e0a <I2SEx_TxISR_I2SExt+0x26>
 8004e06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e0a:	460a      	mov	r2, r1
 8004e0c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d121      	bne.n	8004e6a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a12      	ldr	r2, [pc, #72]	; (8004e74 <I2SEx_TxISR_I2SExt+0x90>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d101      	bne.n	8004e34 <I2SEx_TxISR_I2SExt+0x50>
 8004e30:	4b11      	ldr	r3, [pc, #68]	; (8004e78 <I2SEx_TxISR_I2SExt+0x94>)
 8004e32:	e001      	b.n	8004e38 <I2SEx_TxISR_I2SExt+0x54>
 8004e34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e38:	685a      	ldr	r2, [r3, #4]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	490d      	ldr	r1, [pc, #52]	; (8004e74 <I2SEx_TxISR_I2SExt+0x90>)
 8004e40:	428b      	cmp	r3, r1
 8004e42:	d101      	bne.n	8004e48 <I2SEx_TxISR_I2SExt+0x64>
 8004e44:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <I2SEx_TxISR_I2SExt+0x94>)
 8004e46:	e001      	b.n	8004e4c <I2SEx_TxISR_I2SExt+0x68>
 8004e48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e4c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e50:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d106      	bne.n	8004e6a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7ff ff81 	bl	8004d6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40003800 	.word	0x40003800
 8004e78:	40003400 	.word	0x40003400

08004e7c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68d8      	ldr	r0, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8e:	1c99      	adds	r1, r3, #2
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004e94:	b282      	uxth	r2, r0
 8004e96:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d113      	bne.n	8004ed8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ebe:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d106      	bne.n	8004ed8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7ff ff4a 	bl	8004d6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ed8:	bf00      	nop
 8004eda:	3708      	adds	r7, #8
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a20      	ldr	r2, [pc, #128]	; (8004f70 <I2SEx_RxISR_I2SExt+0x90>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d101      	bne.n	8004ef6 <I2SEx_RxISR_I2SExt+0x16>
 8004ef2:	4b20      	ldr	r3, [pc, #128]	; (8004f74 <I2SEx_RxISR_I2SExt+0x94>)
 8004ef4:	e001      	b.n	8004efa <I2SEx_RxISR_I2SExt+0x1a>
 8004ef6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004efa:	68d8      	ldr	r0, [r3, #12]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f00:	1c99      	adds	r1, r3, #2
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004f06:	b282      	uxth	r2, r0
 8004f08:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	3b01      	subs	r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d121      	bne.n	8004f66 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a12      	ldr	r2, [pc, #72]	; (8004f70 <I2SEx_RxISR_I2SExt+0x90>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d101      	bne.n	8004f30 <I2SEx_RxISR_I2SExt+0x50>
 8004f2c:	4b11      	ldr	r3, [pc, #68]	; (8004f74 <I2SEx_RxISR_I2SExt+0x94>)
 8004f2e:	e001      	b.n	8004f34 <I2SEx_RxISR_I2SExt+0x54>
 8004f30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	490d      	ldr	r1, [pc, #52]	; (8004f70 <I2SEx_RxISR_I2SExt+0x90>)
 8004f3c:	428b      	cmp	r3, r1
 8004f3e:	d101      	bne.n	8004f44 <I2SEx_RxISR_I2SExt+0x64>
 8004f40:	4b0c      	ldr	r3, [pc, #48]	; (8004f74 <I2SEx_RxISR_I2SExt+0x94>)
 8004f42:	e001      	b.n	8004f48 <I2SEx_RxISR_I2SExt+0x68>
 8004f44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f48:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f4c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d106      	bne.n	8004f66 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f7ff ff03 	bl	8004d6c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f66:	bf00      	nop
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	40003800 	.word	0x40003800
 8004f74:	40003400 	.word	0x40003400

08004f78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e25b      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d075      	beq.n	8005082 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f96:	4ba3      	ldr	r3, [pc, #652]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 030c 	and.w	r3, r3, #12
 8004f9e:	2b04      	cmp	r3, #4
 8004fa0:	d00c      	beq.n	8004fbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fa2:	4ba0      	ldr	r3, [pc, #640]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004faa:	2b08      	cmp	r3, #8
 8004fac:	d112      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fae:	4b9d      	ldr	r3, [pc, #628]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fba:	d10b      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fbc:	4b99      	ldr	r3, [pc, #612]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d05b      	beq.n	8005080 <HAL_RCC_OscConfig+0x108>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d157      	bne.n	8005080 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e236      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fdc:	d106      	bne.n	8004fec <HAL_RCC_OscConfig+0x74>
 8004fde:	4b91      	ldr	r3, [pc, #580]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a90      	ldr	r2, [pc, #576]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	e01d      	b.n	8005028 <HAL_RCC_OscConfig+0xb0>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCC_OscConfig+0x98>
 8004ff6:	4b8b      	ldr	r3, [pc, #556]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a8a      	ldr	r2, [pc, #552]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8004ffc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	4b88      	ldr	r3, [pc, #544]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a87      	ldr	r2, [pc, #540]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800500c:	6013      	str	r3, [r2, #0]
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0xb0>
 8005010:	4b84      	ldr	r3, [pc, #528]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a83      	ldr	r2, [pc, #524]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005016:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	4b81      	ldr	r3, [pc, #516]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a80      	ldr	r2, [pc, #512]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005022:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005026:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d013      	beq.n	8005058 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7fc fe2c 	bl	8001c8c <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005038:	f7fc fe28 	bl	8001c8c <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b64      	cmp	r3, #100	; 0x64
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e1fb      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504a:	4b76      	ldr	r3, [pc, #472]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0f0      	beq.n	8005038 <HAL_RCC_OscConfig+0xc0>
 8005056:	e014      	b.n	8005082 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fc fe18 	bl	8001c8c <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005060:	f7fc fe14 	bl	8001c8c <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b64      	cmp	r3, #100	; 0x64
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e1e7      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005072:	4b6c      	ldr	r3, [pc, #432]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0xe8>
 800507e:	e000      	b.n	8005082 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	2b00      	cmp	r3, #0
 800508c:	d063      	beq.n	8005156 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800508e:	4b65      	ldr	r3, [pc, #404]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f003 030c 	and.w	r3, r3, #12
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00b      	beq.n	80050b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800509a:	4b62      	ldr	r3, [pc, #392]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050a2:	2b08      	cmp	r3, #8
 80050a4:	d11c      	bne.n	80050e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050a6:	4b5f      	ldr	r3, [pc, #380]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d116      	bne.n	80050e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b2:	4b5c      	ldr	r3, [pc, #368]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <HAL_RCC_OscConfig+0x152>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d001      	beq.n	80050ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e1bb      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ca:	4b56      	ldr	r3, [pc, #344]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	4952      	ldr	r1, [pc, #328]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050de:	e03a      	b.n	8005156 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d020      	beq.n	800512a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050e8:	4b4f      	ldr	r3, [pc, #316]	; (8005228 <HAL_RCC_OscConfig+0x2b0>)
 80050ea:	2201      	movs	r2, #1
 80050ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ee:	f7fc fdcd 	bl	8001c8c <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050f4:	e008      	b.n	8005108 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050f6:	f7fc fdc9 	bl	8001c8c <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e19c      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005108:	4b46      	ldr	r3, [pc, #280]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0f0      	beq.n	80050f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005114:	4b43      	ldr	r3, [pc, #268]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	4940      	ldr	r1, [pc, #256]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 8005124:	4313      	orrs	r3, r2
 8005126:	600b      	str	r3, [r1, #0]
 8005128:	e015      	b.n	8005156 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800512a:	4b3f      	ldr	r3, [pc, #252]	; (8005228 <HAL_RCC_OscConfig+0x2b0>)
 800512c:	2200      	movs	r2, #0
 800512e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005130:	f7fc fdac 	bl	8001c8c <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005138:	f7fc fda8 	bl	8001c8c <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e17b      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800514a:	4b36      	ldr	r3, [pc, #216]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1f0      	bne.n	8005138 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	2b00      	cmp	r3, #0
 8005160:	d030      	beq.n	80051c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d016      	beq.n	8005198 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800516a:	4b30      	ldr	r3, [pc, #192]	; (800522c <HAL_RCC_OscConfig+0x2b4>)
 800516c:	2201      	movs	r2, #1
 800516e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005170:	f7fc fd8c 	bl	8001c8c <HAL_GetTick>
 8005174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005176:	e008      	b.n	800518a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005178:	f7fc fd88 	bl	8001c8c <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d901      	bls.n	800518a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e15b      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518a:	4b26      	ldr	r3, [pc, #152]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 800518c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0f0      	beq.n	8005178 <HAL_RCC_OscConfig+0x200>
 8005196:	e015      	b.n	80051c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005198:	4b24      	ldr	r3, [pc, #144]	; (800522c <HAL_RCC_OscConfig+0x2b4>)
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800519e:	f7fc fd75 	bl	8001c8c <HAL_GetTick>
 80051a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a4:	e008      	b.n	80051b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051a6:	f7fc fd71 	bl	8001c8c <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d901      	bls.n	80051b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e144      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051b8:	4b1a      	ldr	r3, [pc, #104]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80051ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051bc:	f003 0302 	and.w	r3, r3, #2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d1f0      	bne.n	80051a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0304 	and.w	r3, r3, #4
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80a0 	beq.w	8005312 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051d2:	2300      	movs	r3, #0
 80051d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051d6:	4b13      	ldr	r3, [pc, #76]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10f      	bne.n	8005202 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051e2:	2300      	movs	r3, #0
 80051e4:	60bb      	str	r3, [r7, #8]
 80051e6:	4b0f      	ldr	r3, [pc, #60]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	4a0e      	ldr	r2, [pc, #56]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80051ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f0:	6413      	str	r3, [r2, #64]	; 0x40
 80051f2:	4b0c      	ldr	r3, [pc, #48]	; (8005224 <HAL_RCC_OscConfig+0x2ac>)
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051fa:	60bb      	str	r3, [r7, #8]
 80051fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051fe:	2301      	movs	r3, #1
 8005200:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005202:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <HAL_RCC_OscConfig+0x2b8>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520a:	2b00      	cmp	r3, #0
 800520c:	d121      	bne.n	8005252 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800520e:	4b08      	ldr	r3, [pc, #32]	; (8005230 <HAL_RCC_OscConfig+0x2b8>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a07      	ldr	r2, [pc, #28]	; (8005230 <HAL_RCC_OscConfig+0x2b8>)
 8005214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800521a:	f7fc fd37 	bl	8001c8c <HAL_GetTick>
 800521e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005220:	e011      	b.n	8005246 <HAL_RCC_OscConfig+0x2ce>
 8005222:	bf00      	nop
 8005224:	40023800 	.word	0x40023800
 8005228:	42470000 	.word	0x42470000
 800522c:	42470e80 	.word	0x42470e80
 8005230:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005234:	f7fc fd2a 	bl	8001c8c <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	2b02      	cmp	r3, #2
 8005240:	d901      	bls.n	8005246 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e0fd      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005246:	4b81      	ldr	r3, [pc, #516]	; (800544c <HAL_RCC_OscConfig+0x4d4>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800524e:	2b00      	cmp	r3, #0
 8005250:	d0f0      	beq.n	8005234 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d106      	bne.n	8005268 <HAL_RCC_OscConfig+0x2f0>
 800525a:	4b7d      	ldr	r3, [pc, #500]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 800525c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800525e:	4a7c      	ldr	r2, [pc, #496]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005260:	f043 0301 	orr.w	r3, r3, #1
 8005264:	6713      	str	r3, [r2, #112]	; 0x70
 8005266:	e01c      	b.n	80052a2 <HAL_RCC_OscConfig+0x32a>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	2b05      	cmp	r3, #5
 800526e:	d10c      	bne.n	800528a <HAL_RCC_OscConfig+0x312>
 8005270:	4b77      	ldr	r3, [pc, #476]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005274:	4a76      	ldr	r2, [pc, #472]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005276:	f043 0304 	orr.w	r3, r3, #4
 800527a:	6713      	str	r3, [r2, #112]	; 0x70
 800527c:	4b74      	ldr	r3, [pc, #464]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 800527e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005280:	4a73      	ldr	r2, [pc, #460]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005282:	f043 0301 	orr.w	r3, r3, #1
 8005286:	6713      	str	r3, [r2, #112]	; 0x70
 8005288:	e00b      	b.n	80052a2 <HAL_RCC_OscConfig+0x32a>
 800528a:	4b71      	ldr	r3, [pc, #452]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 800528c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528e:	4a70      	ldr	r2, [pc, #448]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005290:	f023 0301 	bic.w	r3, r3, #1
 8005294:	6713      	str	r3, [r2, #112]	; 0x70
 8005296:	4b6e      	ldr	r3, [pc, #440]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800529a:	4a6d      	ldr	r2, [pc, #436]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 800529c:	f023 0304 	bic.w	r3, r3, #4
 80052a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d015      	beq.n	80052d6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052aa:	f7fc fcef 	bl	8001c8c <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052b0:	e00a      	b.n	80052c8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052b2:	f7fc fceb 	bl	8001c8c <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d901      	bls.n	80052c8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e0bc      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052c8:	4b61      	ldr	r3, [pc, #388]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 80052ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0ee      	beq.n	80052b2 <HAL_RCC_OscConfig+0x33a>
 80052d4:	e014      	b.n	8005300 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052d6:	f7fc fcd9 	bl	8001c8c <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052dc:	e00a      	b.n	80052f4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052de:	f7fc fcd5 	bl	8001c8c <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d901      	bls.n	80052f4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e0a6      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052f4:	4b56      	ldr	r3, [pc, #344]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 80052f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1ee      	bne.n	80052de <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005300:	7dfb      	ldrb	r3, [r7, #23]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d105      	bne.n	8005312 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005306:	4b52      	ldr	r3, [pc, #328]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530a:	4a51      	ldr	r2, [pc, #324]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 800530c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005310:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 8092 	beq.w	8005440 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800531c:	4b4c      	ldr	r3, [pc, #304]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 030c 	and.w	r3, r3, #12
 8005324:	2b08      	cmp	r3, #8
 8005326:	d05c      	beq.n	80053e2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	2b02      	cmp	r3, #2
 800532e:	d141      	bne.n	80053b4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005330:	4b48      	ldr	r3, [pc, #288]	; (8005454 <HAL_RCC_OscConfig+0x4dc>)
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005336:	f7fc fca9 	bl	8001c8c <HAL_GetTick>
 800533a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800533e:	f7fc fca5 	bl	8001c8c <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e078      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005350:	4b3f      	ldr	r3, [pc, #252]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1f0      	bne.n	800533e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	69da      	ldr	r2, [r3, #28]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	019b      	lsls	r3, r3, #6
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005372:	085b      	lsrs	r3, r3, #1
 8005374:	3b01      	subs	r3, #1
 8005376:	041b      	lsls	r3, r3, #16
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537e:	061b      	lsls	r3, r3, #24
 8005380:	4933      	ldr	r1, [pc, #204]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 8005382:	4313      	orrs	r3, r2
 8005384:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005386:	4b33      	ldr	r3, [pc, #204]	; (8005454 <HAL_RCC_OscConfig+0x4dc>)
 8005388:	2201      	movs	r2, #1
 800538a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538c:	f7fc fc7e 	bl	8001c8c <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005392:	e008      	b.n	80053a6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005394:	f7fc fc7a 	bl	8001c8c <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e04d      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053a6:	4b2a      	ldr	r3, [pc, #168]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d0f0      	beq.n	8005394 <HAL_RCC_OscConfig+0x41c>
 80053b2:	e045      	b.n	8005440 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b4:	4b27      	ldr	r3, [pc, #156]	; (8005454 <HAL_RCC_OscConfig+0x4dc>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ba:	f7fc fc67 	bl	8001c8c <HAL_GetTick>
 80053be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053c0:	e008      	b.n	80053d4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053c2:	f7fc fc63 	bl	8001c8c <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d901      	bls.n	80053d4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e036      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053d4:	4b1e      	ldr	r3, [pc, #120]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1f0      	bne.n	80053c2 <HAL_RCC_OscConfig+0x44a>
 80053e0:	e02e      	b.n	8005440 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e029      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053ee:	4b18      	ldr	r3, [pc, #96]	; (8005450 <HAL_RCC_OscConfig+0x4d8>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d11c      	bne.n	800543c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800540c:	429a      	cmp	r2, r3
 800540e:	d115      	bne.n	800543c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005416:	4013      	ands	r3, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800541c:	4293      	cmp	r3, r2
 800541e:	d10d      	bne.n	800543c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800542a:	429a      	cmp	r2, r3
 800542c:	d106      	bne.n	800543c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005438:	429a      	cmp	r2, r3
 800543a:	d001      	beq.n	8005440 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e000      	b.n	8005442 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40007000 	.word	0x40007000
 8005450:	40023800 	.word	0x40023800
 8005454:	42470060 	.word	0x42470060

08005458 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d101      	bne.n	800546c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e0cc      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800546c:	4b68      	ldr	r3, [pc, #416]	; (8005610 <HAL_RCC_ClockConfig+0x1b8>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 030f 	and.w	r3, r3, #15
 8005474:	683a      	ldr	r2, [r7, #0]
 8005476:	429a      	cmp	r2, r3
 8005478:	d90c      	bls.n	8005494 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800547a:	4b65      	ldr	r3, [pc, #404]	; (8005610 <HAL_RCC_ClockConfig+0x1b8>)
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	b2d2      	uxtb	r2, r2
 8005480:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005482:	4b63      	ldr	r3, [pc, #396]	; (8005610 <HAL_RCC_ClockConfig+0x1b8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	429a      	cmp	r2, r3
 800548e:	d001      	beq.n	8005494 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e0b8      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d020      	beq.n	80054e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d005      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054ac:	4b59      	ldr	r3, [pc, #356]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4a58      	ldr	r2, [pc, #352]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80054b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d005      	beq.n	80054d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054c4:	4b53      	ldr	r3, [pc, #332]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	4a52      	ldr	r2, [pc, #328]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80054ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054d0:	4b50      	ldr	r3, [pc, #320]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	494d      	ldr	r1, [pc, #308]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d044      	beq.n	8005578 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d107      	bne.n	8005506 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f6:	4b47      	ldr	r3, [pc, #284]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d119      	bne.n	8005536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e07f      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2b02      	cmp	r3, #2
 800550c:	d003      	beq.n	8005516 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005512:	2b03      	cmp	r3, #3
 8005514:	d107      	bne.n	8005526 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005516:	4b3f      	ldr	r3, [pc, #252]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d109      	bne.n	8005536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e06f      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005526:	4b3b      	ldr	r3, [pc, #236]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e067      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005536:	4b37      	ldr	r3, [pc, #220]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f023 0203 	bic.w	r2, r3, #3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	4934      	ldr	r1, [pc, #208]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 8005544:	4313      	orrs	r3, r2
 8005546:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005548:	f7fc fba0 	bl	8001c8c <HAL_GetTick>
 800554c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800554e:	e00a      	b.n	8005566 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005550:	f7fc fb9c 	bl	8001c8c <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	f241 3288 	movw	r2, #5000	; 0x1388
 800555e:	4293      	cmp	r3, r2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e04f      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005566:	4b2b      	ldr	r3, [pc, #172]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f003 020c 	and.w	r2, r3, #12
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	429a      	cmp	r2, r3
 8005576:	d1eb      	bne.n	8005550 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005578:	4b25      	ldr	r3, [pc, #148]	; (8005610 <HAL_RCC_ClockConfig+0x1b8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 030f 	and.w	r3, r3, #15
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d20c      	bcs.n	80055a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005586:	4b22      	ldr	r3, [pc, #136]	; (8005610 <HAL_RCC_ClockConfig+0x1b8>)
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800558e:	4b20      	ldr	r3, [pc, #128]	; (8005610 <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	429a      	cmp	r2, r3
 800559a:	d001      	beq.n	80055a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e032      	b.n	8005606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0304 	and.w	r3, r3, #4
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d008      	beq.n	80055be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055ac:	4b19      	ldr	r3, [pc, #100]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	4916      	ldr	r1, [pc, #88]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d009      	beq.n	80055de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055ca:	4b12      	ldr	r3, [pc, #72]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	00db      	lsls	r3, r3, #3
 80055d8:	490e      	ldr	r1, [pc, #56]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80055de:	f000 f821 	bl	8005624 <HAL_RCC_GetSysClockFreq>
 80055e2:	4601      	mov	r1, r0
 80055e4:	4b0b      	ldr	r3, [pc, #44]	; (8005614 <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	091b      	lsrs	r3, r3, #4
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	4a0a      	ldr	r2, [pc, #40]	; (8005618 <HAL_RCC_ClockConfig+0x1c0>)
 80055f0:	5cd3      	ldrb	r3, [r2, r3]
 80055f2:	fa21 f303 	lsr.w	r3, r1, r3
 80055f6:	4a09      	ldr	r2, [pc, #36]	; (800561c <HAL_RCC_ClockConfig+0x1c4>)
 80055f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80055fa:	4b09      	ldr	r3, [pc, #36]	; (8005620 <HAL_RCC_ClockConfig+0x1c8>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4618      	mov	r0, r3
 8005600:	f7fc fb00 	bl	8001c04 <HAL_InitTick>

  return HAL_OK;
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	40023c00 	.word	0x40023c00
 8005614:	40023800 	.word	0x40023800
 8005618:	0800a0bc 	.word	0x0800a0bc
 800561c:	20000000 	.word	0x20000000
 8005620:	20000004 	.word	0x20000004

08005624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800562a:	2300      	movs	r3, #0
 800562c:	607b      	str	r3, [r7, #4]
 800562e:	2300      	movs	r3, #0
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	2300      	movs	r3, #0
 8005634:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005636:	2300      	movs	r3, #0
 8005638:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800563a:	4b63      	ldr	r3, [pc, #396]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 030c 	and.w	r3, r3, #12
 8005642:	2b04      	cmp	r3, #4
 8005644:	d007      	beq.n	8005656 <HAL_RCC_GetSysClockFreq+0x32>
 8005646:	2b08      	cmp	r3, #8
 8005648:	d008      	beq.n	800565c <HAL_RCC_GetSysClockFreq+0x38>
 800564a:	2b00      	cmp	r3, #0
 800564c:	f040 80b4 	bne.w	80057b8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005650:	4b5e      	ldr	r3, [pc, #376]	; (80057cc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005652:	60bb      	str	r3, [r7, #8]
       break;
 8005654:	e0b3      	b.n	80057be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005656:	4b5e      	ldr	r3, [pc, #376]	; (80057d0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005658:	60bb      	str	r3, [r7, #8]
      break;
 800565a:	e0b0      	b.n	80057be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800565c:	4b5a      	ldr	r3, [pc, #360]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005664:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005666:	4b58      	ldr	r3, [pc, #352]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d04a      	beq.n	8005708 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005672:	4b55      	ldr	r3, [pc, #340]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	099b      	lsrs	r3, r3, #6
 8005678:	f04f 0400 	mov.w	r4, #0
 800567c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005680:	f04f 0200 	mov.w	r2, #0
 8005684:	ea03 0501 	and.w	r5, r3, r1
 8005688:	ea04 0602 	and.w	r6, r4, r2
 800568c:	4629      	mov	r1, r5
 800568e:	4632      	mov	r2, r6
 8005690:	f04f 0300 	mov.w	r3, #0
 8005694:	f04f 0400 	mov.w	r4, #0
 8005698:	0154      	lsls	r4, r2, #5
 800569a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800569e:	014b      	lsls	r3, r1, #5
 80056a0:	4619      	mov	r1, r3
 80056a2:	4622      	mov	r2, r4
 80056a4:	1b49      	subs	r1, r1, r5
 80056a6:	eb62 0206 	sbc.w	r2, r2, r6
 80056aa:	f04f 0300 	mov.w	r3, #0
 80056ae:	f04f 0400 	mov.w	r4, #0
 80056b2:	0194      	lsls	r4, r2, #6
 80056b4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80056b8:	018b      	lsls	r3, r1, #6
 80056ba:	1a5b      	subs	r3, r3, r1
 80056bc:	eb64 0402 	sbc.w	r4, r4, r2
 80056c0:	f04f 0100 	mov.w	r1, #0
 80056c4:	f04f 0200 	mov.w	r2, #0
 80056c8:	00e2      	lsls	r2, r4, #3
 80056ca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80056ce:	00d9      	lsls	r1, r3, #3
 80056d0:	460b      	mov	r3, r1
 80056d2:	4614      	mov	r4, r2
 80056d4:	195b      	adds	r3, r3, r5
 80056d6:	eb44 0406 	adc.w	r4, r4, r6
 80056da:	f04f 0100 	mov.w	r1, #0
 80056de:	f04f 0200 	mov.w	r2, #0
 80056e2:	0262      	lsls	r2, r4, #9
 80056e4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80056e8:	0259      	lsls	r1, r3, #9
 80056ea:	460b      	mov	r3, r1
 80056ec:	4614      	mov	r4, r2
 80056ee:	4618      	mov	r0, r3
 80056f0:	4621      	mov	r1, r4
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f04f 0400 	mov.w	r4, #0
 80056f8:	461a      	mov	r2, r3
 80056fa:	4623      	mov	r3, r4
 80056fc:	f7fb fa36 	bl	8000b6c <__aeabi_uldivmod>
 8005700:	4603      	mov	r3, r0
 8005702:	460c      	mov	r4, r1
 8005704:	60fb      	str	r3, [r7, #12]
 8005706:	e049      	b.n	800579c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005708:	4b2f      	ldr	r3, [pc, #188]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	099b      	lsrs	r3, r3, #6
 800570e:	f04f 0400 	mov.w	r4, #0
 8005712:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	ea03 0501 	and.w	r5, r3, r1
 800571e:	ea04 0602 	and.w	r6, r4, r2
 8005722:	4629      	mov	r1, r5
 8005724:	4632      	mov	r2, r6
 8005726:	f04f 0300 	mov.w	r3, #0
 800572a:	f04f 0400 	mov.w	r4, #0
 800572e:	0154      	lsls	r4, r2, #5
 8005730:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005734:	014b      	lsls	r3, r1, #5
 8005736:	4619      	mov	r1, r3
 8005738:	4622      	mov	r2, r4
 800573a:	1b49      	subs	r1, r1, r5
 800573c:	eb62 0206 	sbc.w	r2, r2, r6
 8005740:	f04f 0300 	mov.w	r3, #0
 8005744:	f04f 0400 	mov.w	r4, #0
 8005748:	0194      	lsls	r4, r2, #6
 800574a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800574e:	018b      	lsls	r3, r1, #6
 8005750:	1a5b      	subs	r3, r3, r1
 8005752:	eb64 0402 	sbc.w	r4, r4, r2
 8005756:	f04f 0100 	mov.w	r1, #0
 800575a:	f04f 0200 	mov.w	r2, #0
 800575e:	00e2      	lsls	r2, r4, #3
 8005760:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005764:	00d9      	lsls	r1, r3, #3
 8005766:	460b      	mov	r3, r1
 8005768:	4614      	mov	r4, r2
 800576a:	195b      	adds	r3, r3, r5
 800576c:	eb44 0406 	adc.w	r4, r4, r6
 8005770:	f04f 0100 	mov.w	r1, #0
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	02a2      	lsls	r2, r4, #10
 800577a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800577e:	0299      	lsls	r1, r3, #10
 8005780:	460b      	mov	r3, r1
 8005782:	4614      	mov	r4, r2
 8005784:	4618      	mov	r0, r3
 8005786:	4621      	mov	r1, r4
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f04f 0400 	mov.w	r4, #0
 800578e:	461a      	mov	r2, r3
 8005790:	4623      	mov	r3, r4
 8005792:	f7fb f9eb 	bl	8000b6c <__aeabi_uldivmod>
 8005796:	4603      	mov	r3, r0
 8005798:	460c      	mov	r4, r1
 800579a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800579c:	4b0a      	ldr	r3, [pc, #40]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	0c1b      	lsrs	r3, r3, #16
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	3301      	adds	r3, #1
 80057a8:	005b      	lsls	r3, r3, #1
 80057aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b4:	60bb      	str	r3, [r7, #8]
      break;
 80057b6:	e002      	b.n	80057be <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057b8:	4b04      	ldr	r3, [pc, #16]	; (80057cc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80057ba:	60bb      	str	r3, [r7, #8]
      break;
 80057bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057be:	68bb      	ldr	r3, [r7, #8]
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3714      	adds	r7, #20
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057c8:	40023800 	.word	0x40023800
 80057cc:	00f42400 	.word	0x00f42400
 80057d0:	007a1200 	.word	0x007a1200

080057d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057d8:	4b03      	ldr	r3, [pc, #12]	; (80057e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80057da:	681b      	ldr	r3, [r3, #0]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	20000000 	.word	0x20000000

080057ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057f0:	f7ff fff0 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 80057f4:	4601      	mov	r1, r0
 80057f6:	4b05      	ldr	r3, [pc, #20]	; (800580c <HAL_RCC_GetPCLK1Freq+0x20>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	0a9b      	lsrs	r3, r3, #10
 80057fc:	f003 0307 	and.w	r3, r3, #7
 8005800:	4a03      	ldr	r2, [pc, #12]	; (8005810 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005802:	5cd3      	ldrb	r3, [r2, r3]
 8005804:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005808:	4618      	mov	r0, r3
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40023800 	.word	0x40023800
 8005810:	0800a0cc 	.word	0x0800a0cc

08005814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005818:	f7ff ffdc 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 800581c:	4601      	mov	r1, r0
 800581e:	4b05      	ldr	r3, [pc, #20]	; (8005834 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	0b5b      	lsrs	r3, r3, #13
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	4a03      	ldr	r2, [pc, #12]	; (8005838 <HAL_RCC_GetPCLK2Freq+0x24>)
 800582a:	5cd3      	ldrb	r3, [r2, r3]
 800582c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005830:	4618      	mov	r0, r3
 8005832:	bd80      	pop	{r7, pc}
 8005834:	40023800 	.word	0x40023800
 8005838:	0800a0cc 	.word	0x0800a0cc

0800583c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005844:	2300      	movs	r3, #0
 8005846:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005848:	2300      	movs	r3, #0
 800584a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b00      	cmp	r3, #0
 8005856:	d105      	bne.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005860:	2b00      	cmp	r3, #0
 8005862:	d035      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005864:	4b62      	ldr	r3, [pc, #392]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800586a:	f7fc fa0f 	bl	8001c8c <HAL_GetTick>
 800586e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005870:	e008      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005872:	f7fc fa0b 	bl	8001c8c <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e0b0      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005884:	4b5b      	ldr	r3, [pc, #364]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1f0      	bne.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	019a      	lsls	r2, r3, #6
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	071b      	lsls	r3, r3, #28
 800589c:	4955      	ldr	r1, [pc, #340]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80058a4:	4b52      	ldr	r3, [pc, #328]	; (80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80058a6:	2201      	movs	r2, #1
 80058a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80058aa:	f7fc f9ef 	bl	8001c8c <HAL_GetTick>
 80058ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058b0:	e008      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80058b2:	f7fc f9eb 	bl	8001c8c <HAL_GetTick>
 80058b6:	4602      	mov	r2, r0
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	1ad3      	subs	r3, r2, r3
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d901      	bls.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e090      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058c4:	4b4b      	ldr	r3, [pc, #300]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0f0      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 8083 	beq.w	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80058de:	2300      	movs	r3, #0
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	4b44      	ldr	r3, [pc, #272]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	4a43      	ldr	r2, [pc, #268]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ec:	6413      	str	r3, [r2, #64]	; 0x40
 80058ee:	4b41      	ldr	r3, [pc, #260]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80058fa:	4b3f      	ldr	r3, [pc, #252]	; (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a3e      	ldr	r2, [pc, #248]	; (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005904:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005906:	f7fc f9c1 	bl	8001c8c <HAL_GetTick>
 800590a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800590c:	e008      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800590e:	f7fc f9bd 	bl	8001c8c <HAL_GetTick>
 8005912:	4602      	mov	r2, r0
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	2b02      	cmp	r3, #2
 800591a:	d901      	bls.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e062      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005920:	4b35      	ldr	r3, [pc, #212]	; (80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005928:	2b00      	cmp	r3, #0
 800592a:	d0f0      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800592c:	4b31      	ldr	r3, [pc, #196]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800592e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005930:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005934:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d02f      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	429a      	cmp	r2, r3
 8005948:	d028      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800594a:	4b2a      	ldr	r3, [pc, #168]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800594c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005952:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005954:	4b29      	ldr	r3, [pc, #164]	; (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005956:	2201      	movs	r2, #1
 8005958:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800595a:	4b28      	ldr	r3, [pc, #160]	; (80059fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800595c:	2200      	movs	r2, #0
 800595e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005960:	4a24      	ldr	r2, [pc, #144]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005966:	4b23      	ldr	r3, [pc, #140]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b01      	cmp	r3, #1
 8005970:	d114      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005972:	f7fc f98b 	bl	8001c8c <HAL_GetTick>
 8005976:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005978:	e00a      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800597a:	f7fc f987 	bl	8001c8c <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	f241 3288 	movw	r2, #5000	; 0x1388
 8005988:	4293      	cmp	r3, r2
 800598a:	d901      	bls.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e02a      	b.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005990:	4b18      	ldr	r3, [pc, #96]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0ee      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059a8:	d10d      	bne.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80059aa:	4b12      	ldr	r3, [pc, #72]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80059ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059be:	490d      	ldr	r1, [pc, #52]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	608b      	str	r3, [r1, #8]
 80059c4:	e005      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80059c6:	4b0b      	ldr	r3, [pc, #44]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	4a0a      	ldr	r2, [pc, #40]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80059d0:	6093      	str	r3, [r2, #8]
 80059d2:	4b08      	ldr	r3, [pc, #32]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059de:	4905      	ldr	r1, [pc, #20]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	42470068 	.word	0x42470068
 80059f4:	40023800 	.word	0x40023800
 80059f8:	40007000 	.word	0x40007000
 80059fc:	42470e40 	.word	0x42470e40

08005a00 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b087      	sub	sp, #28
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d13d      	bne.n	8005a9a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005a1e:	4b22      	ldr	r3, [pc, #136]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a26:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d004      	beq.n	8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d12f      	bne.n	8005a92 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005a32:	4b1e      	ldr	r3, [pc, #120]	; (8005aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005a34:	617b      	str	r3, [r7, #20]
          break;
 8005a36:	e02f      	b.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005a38:	4b1b      	ldr	r3, [pc, #108]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a44:	d108      	bne.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a46:	4b18      	ldr	r3, [pc, #96]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a4e:	4a18      	ldr	r2, [pc, #96]	; (8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a54:	613b      	str	r3, [r7, #16]
 8005a56:	e007      	b.n	8005a68 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005a58:	4b13      	ldr	r3, [pc, #76]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a60:	4a14      	ldr	r2, [pc, #80]	; (8005ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005a68:	4b0f      	ldr	r3, [pc, #60]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a6e:	099b      	lsrs	r3, r3, #6
 8005a70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	fb02 f303 	mul.w	r3, r2, r3
 8005a7a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005a7c:	4b0a      	ldr	r3, [pc, #40]	; (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005a7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a82:	0f1b      	lsrs	r3, r3, #28
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8e:	617b      	str	r3, [r7, #20]
          break;
 8005a90:	e002      	b.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	617b      	str	r3, [r7, #20]
          break;
 8005a96:	bf00      	nop
        }
      }
      break;
 8005a98:	bf00      	nop
    }
  }
  return frequency;
 8005a9a:	697b      	ldr	r3, [r7, #20]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	371c      	adds	r7, #28
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	00bb8000 	.word	0x00bb8000
 8005ab0:	007a1200 	.word	0x007a1200
 8005ab4:	00f42400 	.word	0x00f42400

08005ab8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e056      	b.n	8005b78 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7fb ff31 	bl	800194c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2202      	movs	r2, #2
 8005aee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b00:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	431a      	orrs	r2, r3
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	431a      	orrs	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b26:	431a      	orrs	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	431a      	orrs	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	ea42 0103 	orr.w	r1, r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	0c1b      	lsrs	r3, r3, #16
 8005b48:	f003 0104 	and.w	r1, r3, #4
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	430a      	orrs	r2, r1
 8005b56:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	69da      	ldr	r2, [r3, #28]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b66:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3708      	adds	r7, #8
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e03f      	b.n	8005c12 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d106      	bne.n	8005bac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f7fb ff18 	bl	80019dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2224      	movs	r2, #36	; 0x24
 8005bb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f90b 	bl	8005de0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	691a      	ldr	r2, [r3, #16]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005be8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b088      	sub	sp, #32
 8005c1e:	af02      	add	r7, sp, #8
 8005c20:	60f8      	str	r0, [r7, #12]
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	603b      	str	r3, [r7, #0]
 8005c26:	4613      	mov	r3, r2
 8005c28:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b20      	cmp	r3, #32
 8005c38:	f040 8083 	bne.w	8005d42 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <HAL_UART_Transmit+0x2e>
 8005c42:	88fb      	ldrh	r3, [r7, #6]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d101      	bne.n	8005c4c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e07b      	b.n	8005d44 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d101      	bne.n	8005c5a <HAL_UART_Transmit+0x40>
 8005c56:	2302      	movs	r3, #2
 8005c58:	e074      	b.n	8005d44 <HAL_UART_Transmit+0x12a>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2221      	movs	r2, #33	; 0x21
 8005c6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005c70:	f7fc f80c 	bl	8001c8c <HAL_GetTick>
 8005c74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	88fa      	ldrh	r2, [r7, #6]
 8005c7a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	88fa      	ldrh	r2, [r7, #6]
 8005c80:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005c8a:	e042      	b.n	8005d12 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	3b01      	subs	r3, #1
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca2:	d122      	bne.n	8005cea <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	2200      	movs	r2, #0
 8005cac:	2180      	movs	r1, #128	; 0x80
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	f000 f84c 	bl	8005d4c <UART_WaitOnFlagUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e042      	b.n	8005d44 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cd0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d103      	bne.n	8005ce2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	3302      	adds	r3, #2
 8005cde:	60bb      	str	r3, [r7, #8]
 8005ce0:	e017      	b.n	8005d12 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	60bb      	str	r3, [r7, #8]
 8005ce8:	e013      	b.n	8005d12 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	2180      	movs	r1, #128	; 0x80
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 f829 	bl	8005d4c <UART_WaitOnFlagUntilTimeout>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e01f      	b.n	8005d44 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	1c5a      	adds	r2, r3, #1
 8005d08:	60ba      	str	r2, [r7, #8]
 8005d0a:	781a      	ldrb	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1b7      	bne.n	8005c8c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2200      	movs	r2, #0
 8005d24:	2140      	movs	r1, #64	; 0x40
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 f810 	bl	8005d4c <UART_WaitOnFlagUntilTimeout>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e006      	b.n	8005d44 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	e000      	b.n	8005d44 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005d42:	2302      	movs	r3, #2
  }
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	603b      	str	r3, [r7, #0]
 8005d58:	4613      	mov	r3, r2
 8005d5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d5c:	e02c      	b.n	8005db8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d64:	d028      	beq.n	8005db8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d007      	beq.n	8005d7c <UART_WaitOnFlagUntilTimeout+0x30>
 8005d6c:	f7fb ff8e 	bl	8001c8c <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	69ba      	ldr	r2, [r7, #24]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d21d      	bcs.n	8005db8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d8a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	695a      	ldr	r2, [r3, #20]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0201 	bic.w	r2, r2, #1
 8005d9a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e00f      	b.n	8005dd8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	bf0c      	ite	eq
 8005dc8:	2301      	moveq	r3, #1
 8005dca:	2300      	movne	r3, #0
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	461a      	mov	r2, r3
 8005dd0:	79fb      	ldrb	r3, [r7, #7]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d0c3      	beq.n	8005d5e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de4:	b085      	sub	sp, #20
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68da      	ldr	r2, [r3, #12]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005e22:	f023 030c 	bic.w	r3, r3, #12
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	6812      	ldr	r2, [r2, #0]
 8005e2a:	68f9      	ldr	r1, [r7, #12]
 8005e2c:	430b      	orrs	r3, r1
 8005e2e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e4e:	f040 818b 	bne.w	8006168 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4ac1      	ldr	r2, [pc, #772]	; (800615c <UART_SetConfig+0x37c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d005      	beq.n	8005e68 <UART_SetConfig+0x88>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4abf      	ldr	r2, [pc, #764]	; (8006160 <UART_SetConfig+0x380>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	f040 80bd 	bne.w	8005fe2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e68:	f7ff fcd4 	bl	8005814 <HAL_RCC_GetPCLK2Freq>
 8005e6c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	461d      	mov	r5, r3
 8005e72:	f04f 0600 	mov.w	r6, #0
 8005e76:	46a8      	mov	r8, r5
 8005e78:	46b1      	mov	r9, r6
 8005e7a:	eb18 0308 	adds.w	r3, r8, r8
 8005e7e:	eb49 0409 	adc.w	r4, r9, r9
 8005e82:	4698      	mov	r8, r3
 8005e84:	46a1      	mov	r9, r4
 8005e86:	eb18 0805 	adds.w	r8, r8, r5
 8005e8a:	eb49 0906 	adc.w	r9, r9, r6
 8005e8e:	f04f 0100 	mov.w	r1, #0
 8005e92:	f04f 0200 	mov.w	r2, #0
 8005e96:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005e9a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005e9e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ea2:	4688      	mov	r8, r1
 8005ea4:	4691      	mov	r9, r2
 8005ea6:	eb18 0005 	adds.w	r0, r8, r5
 8005eaa:	eb49 0106 	adc.w	r1, r9, r6
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	461d      	mov	r5, r3
 8005eb4:	f04f 0600 	mov.w	r6, #0
 8005eb8:	196b      	adds	r3, r5, r5
 8005eba:	eb46 0406 	adc.w	r4, r6, r6
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4623      	mov	r3, r4
 8005ec2:	f7fa fe53 	bl	8000b6c <__aeabi_uldivmod>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	460c      	mov	r4, r1
 8005eca:	461a      	mov	r2, r3
 8005ecc:	4ba5      	ldr	r3, [pc, #660]	; (8006164 <UART_SetConfig+0x384>)
 8005ece:	fba3 2302 	umull	r2, r3, r3, r2
 8005ed2:	095b      	lsrs	r3, r3, #5
 8005ed4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	461d      	mov	r5, r3
 8005edc:	f04f 0600 	mov.w	r6, #0
 8005ee0:	46a9      	mov	r9, r5
 8005ee2:	46b2      	mov	sl, r6
 8005ee4:	eb19 0309 	adds.w	r3, r9, r9
 8005ee8:	eb4a 040a 	adc.w	r4, sl, sl
 8005eec:	4699      	mov	r9, r3
 8005eee:	46a2      	mov	sl, r4
 8005ef0:	eb19 0905 	adds.w	r9, r9, r5
 8005ef4:	eb4a 0a06 	adc.w	sl, sl, r6
 8005ef8:	f04f 0100 	mov.w	r1, #0
 8005efc:	f04f 0200 	mov.w	r2, #0
 8005f00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f04:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f08:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f0c:	4689      	mov	r9, r1
 8005f0e:	4692      	mov	sl, r2
 8005f10:	eb19 0005 	adds.w	r0, r9, r5
 8005f14:	eb4a 0106 	adc.w	r1, sl, r6
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	461d      	mov	r5, r3
 8005f1e:	f04f 0600 	mov.w	r6, #0
 8005f22:	196b      	adds	r3, r5, r5
 8005f24:	eb46 0406 	adc.w	r4, r6, r6
 8005f28:	461a      	mov	r2, r3
 8005f2a:	4623      	mov	r3, r4
 8005f2c:	f7fa fe1e 	bl	8000b6c <__aeabi_uldivmod>
 8005f30:	4603      	mov	r3, r0
 8005f32:	460c      	mov	r4, r1
 8005f34:	461a      	mov	r2, r3
 8005f36:	4b8b      	ldr	r3, [pc, #556]	; (8006164 <UART_SetConfig+0x384>)
 8005f38:	fba3 1302 	umull	r1, r3, r3, r2
 8005f3c:	095b      	lsrs	r3, r3, #5
 8005f3e:	2164      	movs	r1, #100	; 0x64
 8005f40:	fb01 f303 	mul.w	r3, r1, r3
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	3332      	adds	r3, #50	; 0x32
 8005f4a:	4a86      	ldr	r2, [pc, #536]	; (8006164 <UART_SetConfig+0x384>)
 8005f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f50:	095b      	lsrs	r3, r3, #5
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f58:	4498      	add	r8, r3
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	461d      	mov	r5, r3
 8005f5e:	f04f 0600 	mov.w	r6, #0
 8005f62:	46a9      	mov	r9, r5
 8005f64:	46b2      	mov	sl, r6
 8005f66:	eb19 0309 	adds.w	r3, r9, r9
 8005f6a:	eb4a 040a 	adc.w	r4, sl, sl
 8005f6e:	4699      	mov	r9, r3
 8005f70:	46a2      	mov	sl, r4
 8005f72:	eb19 0905 	adds.w	r9, r9, r5
 8005f76:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f7a:	f04f 0100 	mov.w	r1, #0
 8005f7e:	f04f 0200 	mov.w	r2, #0
 8005f82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f86:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f8a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f8e:	4689      	mov	r9, r1
 8005f90:	4692      	mov	sl, r2
 8005f92:	eb19 0005 	adds.w	r0, r9, r5
 8005f96:	eb4a 0106 	adc.w	r1, sl, r6
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	461d      	mov	r5, r3
 8005fa0:	f04f 0600 	mov.w	r6, #0
 8005fa4:	196b      	adds	r3, r5, r5
 8005fa6:	eb46 0406 	adc.w	r4, r6, r6
 8005faa:	461a      	mov	r2, r3
 8005fac:	4623      	mov	r3, r4
 8005fae:	f7fa fddd 	bl	8000b6c <__aeabi_uldivmod>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4b6a      	ldr	r3, [pc, #424]	; (8006164 <UART_SetConfig+0x384>)
 8005fba:	fba3 1302 	umull	r1, r3, r3, r2
 8005fbe:	095b      	lsrs	r3, r3, #5
 8005fc0:	2164      	movs	r1, #100	; 0x64
 8005fc2:	fb01 f303 	mul.w	r3, r1, r3
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	00db      	lsls	r3, r3, #3
 8005fca:	3332      	adds	r3, #50	; 0x32
 8005fcc:	4a65      	ldr	r2, [pc, #404]	; (8006164 <UART_SetConfig+0x384>)
 8005fce:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd2:	095b      	lsrs	r3, r3, #5
 8005fd4:	f003 0207 	and.w	r2, r3, #7
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4442      	add	r2, r8
 8005fde:	609a      	str	r2, [r3, #8]
 8005fe0:	e26f      	b.n	80064c2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fe2:	f7ff fc03 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8005fe6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	461d      	mov	r5, r3
 8005fec:	f04f 0600 	mov.w	r6, #0
 8005ff0:	46a8      	mov	r8, r5
 8005ff2:	46b1      	mov	r9, r6
 8005ff4:	eb18 0308 	adds.w	r3, r8, r8
 8005ff8:	eb49 0409 	adc.w	r4, r9, r9
 8005ffc:	4698      	mov	r8, r3
 8005ffe:	46a1      	mov	r9, r4
 8006000:	eb18 0805 	adds.w	r8, r8, r5
 8006004:	eb49 0906 	adc.w	r9, r9, r6
 8006008:	f04f 0100 	mov.w	r1, #0
 800600c:	f04f 0200 	mov.w	r2, #0
 8006010:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006014:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006018:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800601c:	4688      	mov	r8, r1
 800601e:	4691      	mov	r9, r2
 8006020:	eb18 0005 	adds.w	r0, r8, r5
 8006024:	eb49 0106 	adc.w	r1, r9, r6
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	461d      	mov	r5, r3
 800602e:	f04f 0600 	mov.w	r6, #0
 8006032:	196b      	adds	r3, r5, r5
 8006034:	eb46 0406 	adc.w	r4, r6, r6
 8006038:	461a      	mov	r2, r3
 800603a:	4623      	mov	r3, r4
 800603c:	f7fa fd96 	bl	8000b6c <__aeabi_uldivmod>
 8006040:	4603      	mov	r3, r0
 8006042:	460c      	mov	r4, r1
 8006044:	461a      	mov	r2, r3
 8006046:	4b47      	ldr	r3, [pc, #284]	; (8006164 <UART_SetConfig+0x384>)
 8006048:	fba3 2302 	umull	r2, r3, r3, r2
 800604c:	095b      	lsrs	r3, r3, #5
 800604e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	461d      	mov	r5, r3
 8006056:	f04f 0600 	mov.w	r6, #0
 800605a:	46a9      	mov	r9, r5
 800605c:	46b2      	mov	sl, r6
 800605e:	eb19 0309 	adds.w	r3, r9, r9
 8006062:	eb4a 040a 	adc.w	r4, sl, sl
 8006066:	4699      	mov	r9, r3
 8006068:	46a2      	mov	sl, r4
 800606a:	eb19 0905 	adds.w	r9, r9, r5
 800606e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006072:	f04f 0100 	mov.w	r1, #0
 8006076:	f04f 0200 	mov.w	r2, #0
 800607a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800607e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006082:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006086:	4689      	mov	r9, r1
 8006088:	4692      	mov	sl, r2
 800608a:	eb19 0005 	adds.w	r0, r9, r5
 800608e:	eb4a 0106 	adc.w	r1, sl, r6
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	461d      	mov	r5, r3
 8006098:	f04f 0600 	mov.w	r6, #0
 800609c:	196b      	adds	r3, r5, r5
 800609e:	eb46 0406 	adc.w	r4, r6, r6
 80060a2:	461a      	mov	r2, r3
 80060a4:	4623      	mov	r3, r4
 80060a6:	f7fa fd61 	bl	8000b6c <__aeabi_uldivmod>
 80060aa:	4603      	mov	r3, r0
 80060ac:	460c      	mov	r4, r1
 80060ae:	461a      	mov	r2, r3
 80060b0:	4b2c      	ldr	r3, [pc, #176]	; (8006164 <UART_SetConfig+0x384>)
 80060b2:	fba3 1302 	umull	r1, r3, r3, r2
 80060b6:	095b      	lsrs	r3, r3, #5
 80060b8:	2164      	movs	r1, #100	; 0x64
 80060ba:	fb01 f303 	mul.w	r3, r1, r3
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	3332      	adds	r3, #50	; 0x32
 80060c4:	4a27      	ldr	r2, [pc, #156]	; (8006164 <UART_SetConfig+0x384>)
 80060c6:	fba2 2303 	umull	r2, r3, r2, r3
 80060ca:	095b      	lsrs	r3, r3, #5
 80060cc:	005b      	lsls	r3, r3, #1
 80060ce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80060d2:	4498      	add	r8, r3
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	461d      	mov	r5, r3
 80060d8:	f04f 0600 	mov.w	r6, #0
 80060dc:	46a9      	mov	r9, r5
 80060de:	46b2      	mov	sl, r6
 80060e0:	eb19 0309 	adds.w	r3, r9, r9
 80060e4:	eb4a 040a 	adc.w	r4, sl, sl
 80060e8:	4699      	mov	r9, r3
 80060ea:	46a2      	mov	sl, r4
 80060ec:	eb19 0905 	adds.w	r9, r9, r5
 80060f0:	eb4a 0a06 	adc.w	sl, sl, r6
 80060f4:	f04f 0100 	mov.w	r1, #0
 80060f8:	f04f 0200 	mov.w	r2, #0
 80060fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006100:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006104:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006108:	4689      	mov	r9, r1
 800610a:	4692      	mov	sl, r2
 800610c:	eb19 0005 	adds.w	r0, r9, r5
 8006110:	eb4a 0106 	adc.w	r1, sl, r6
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	461d      	mov	r5, r3
 800611a:	f04f 0600 	mov.w	r6, #0
 800611e:	196b      	adds	r3, r5, r5
 8006120:	eb46 0406 	adc.w	r4, r6, r6
 8006124:	461a      	mov	r2, r3
 8006126:	4623      	mov	r3, r4
 8006128:	f7fa fd20 	bl	8000b6c <__aeabi_uldivmod>
 800612c:	4603      	mov	r3, r0
 800612e:	460c      	mov	r4, r1
 8006130:	461a      	mov	r2, r3
 8006132:	4b0c      	ldr	r3, [pc, #48]	; (8006164 <UART_SetConfig+0x384>)
 8006134:	fba3 1302 	umull	r1, r3, r3, r2
 8006138:	095b      	lsrs	r3, r3, #5
 800613a:	2164      	movs	r1, #100	; 0x64
 800613c:	fb01 f303 	mul.w	r3, r1, r3
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	3332      	adds	r3, #50	; 0x32
 8006146:	4a07      	ldr	r2, [pc, #28]	; (8006164 <UART_SetConfig+0x384>)
 8006148:	fba2 2303 	umull	r2, r3, r2, r3
 800614c:	095b      	lsrs	r3, r3, #5
 800614e:	f003 0207 	and.w	r2, r3, #7
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4442      	add	r2, r8
 8006158:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800615a:	e1b2      	b.n	80064c2 <UART_SetConfig+0x6e2>
 800615c:	40011000 	.word	0x40011000
 8006160:	40011400 	.word	0x40011400
 8006164:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4ad7      	ldr	r2, [pc, #860]	; (80064cc <UART_SetConfig+0x6ec>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d005      	beq.n	800617e <UART_SetConfig+0x39e>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4ad6      	ldr	r2, [pc, #856]	; (80064d0 <UART_SetConfig+0x6f0>)
 8006178:	4293      	cmp	r3, r2
 800617a:	f040 80d1 	bne.w	8006320 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800617e:	f7ff fb49 	bl	8005814 <HAL_RCC_GetPCLK2Freq>
 8006182:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	469a      	mov	sl, r3
 8006188:	f04f 0b00 	mov.w	fp, #0
 800618c:	46d0      	mov	r8, sl
 800618e:	46d9      	mov	r9, fp
 8006190:	eb18 0308 	adds.w	r3, r8, r8
 8006194:	eb49 0409 	adc.w	r4, r9, r9
 8006198:	4698      	mov	r8, r3
 800619a:	46a1      	mov	r9, r4
 800619c:	eb18 080a 	adds.w	r8, r8, sl
 80061a0:	eb49 090b 	adc.w	r9, r9, fp
 80061a4:	f04f 0100 	mov.w	r1, #0
 80061a8:	f04f 0200 	mov.w	r2, #0
 80061ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80061b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80061b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80061b8:	4688      	mov	r8, r1
 80061ba:	4691      	mov	r9, r2
 80061bc:	eb1a 0508 	adds.w	r5, sl, r8
 80061c0:	eb4b 0609 	adc.w	r6, fp, r9
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	4619      	mov	r1, r3
 80061ca:	f04f 0200 	mov.w	r2, #0
 80061ce:	f04f 0300 	mov.w	r3, #0
 80061d2:	f04f 0400 	mov.w	r4, #0
 80061d6:	0094      	lsls	r4, r2, #2
 80061d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80061dc:	008b      	lsls	r3, r1, #2
 80061de:	461a      	mov	r2, r3
 80061e0:	4623      	mov	r3, r4
 80061e2:	4628      	mov	r0, r5
 80061e4:	4631      	mov	r1, r6
 80061e6:	f7fa fcc1 	bl	8000b6c <__aeabi_uldivmod>
 80061ea:	4603      	mov	r3, r0
 80061ec:	460c      	mov	r4, r1
 80061ee:	461a      	mov	r2, r3
 80061f0:	4bb8      	ldr	r3, [pc, #736]	; (80064d4 <UART_SetConfig+0x6f4>)
 80061f2:	fba3 2302 	umull	r2, r3, r3, r2
 80061f6:	095b      	lsrs	r3, r3, #5
 80061f8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	469b      	mov	fp, r3
 8006200:	f04f 0c00 	mov.w	ip, #0
 8006204:	46d9      	mov	r9, fp
 8006206:	46e2      	mov	sl, ip
 8006208:	eb19 0309 	adds.w	r3, r9, r9
 800620c:	eb4a 040a 	adc.w	r4, sl, sl
 8006210:	4699      	mov	r9, r3
 8006212:	46a2      	mov	sl, r4
 8006214:	eb19 090b 	adds.w	r9, r9, fp
 8006218:	eb4a 0a0c 	adc.w	sl, sl, ip
 800621c:	f04f 0100 	mov.w	r1, #0
 8006220:	f04f 0200 	mov.w	r2, #0
 8006224:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006228:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800622c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006230:	4689      	mov	r9, r1
 8006232:	4692      	mov	sl, r2
 8006234:	eb1b 0509 	adds.w	r5, fp, r9
 8006238:	eb4c 060a 	adc.w	r6, ip, sl
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	4619      	mov	r1, r3
 8006242:	f04f 0200 	mov.w	r2, #0
 8006246:	f04f 0300 	mov.w	r3, #0
 800624a:	f04f 0400 	mov.w	r4, #0
 800624e:	0094      	lsls	r4, r2, #2
 8006250:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006254:	008b      	lsls	r3, r1, #2
 8006256:	461a      	mov	r2, r3
 8006258:	4623      	mov	r3, r4
 800625a:	4628      	mov	r0, r5
 800625c:	4631      	mov	r1, r6
 800625e:	f7fa fc85 	bl	8000b6c <__aeabi_uldivmod>
 8006262:	4603      	mov	r3, r0
 8006264:	460c      	mov	r4, r1
 8006266:	461a      	mov	r2, r3
 8006268:	4b9a      	ldr	r3, [pc, #616]	; (80064d4 <UART_SetConfig+0x6f4>)
 800626a:	fba3 1302 	umull	r1, r3, r3, r2
 800626e:	095b      	lsrs	r3, r3, #5
 8006270:	2164      	movs	r1, #100	; 0x64
 8006272:	fb01 f303 	mul.w	r3, r1, r3
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	011b      	lsls	r3, r3, #4
 800627a:	3332      	adds	r3, #50	; 0x32
 800627c:	4a95      	ldr	r2, [pc, #596]	; (80064d4 <UART_SetConfig+0x6f4>)
 800627e:	fba2 2303 	umull	r2, r3, r2, r3
 8006282:	095b      	lsrs	r3, r3, #5
 8006284:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006288:	4498      	add	r8, r3
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	469b      	mov	fp, r3
 800628e:	f04f 0c00 	mov.w	ip, #0
 8006292:	46d9      	mov	r9, fp
 8006294:	46e2      	mov	sl, ip
 8006296:	eb19 0309 	adds.w	r3, r9, r9
 800629a:	eb4a 040a 	adc.w	r4, sl, sl
 800629e:	4699      	mov	r9, r3
 80062a0:	46a2      	mov	sl, r4
 80062a2:	eb19 090b 	adds.w	r9, r9, fp
 80062a6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80062aa:	f04f 0100 	mov.w	r1, #0
 80062ae:	f04f 0200 	mov.w	r2, #0
 80062b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062be:	4689      	mov	r9, r1
 80062c0:	4692      	mov	sl, r2
 80062c2:	eb1b 0509 	adds.w	r5, fp, r9
 80062c6:	eb4c 060a 	adc.w	r6, ip, sl
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	4619      	mov	r1, r3
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	f04f 0400 	mov.w	r4, #0
 80062dc:	0094      	lsls	r4, r2, #2
 80062de:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062e2:	008b      	lsls	r3, r1, #2
 80062e4:	461a      	mov	r2, r3
 80062e6:	4623      	mov	r3, r4
 80062e8:	4628      	mov	r0, r5
 80062ea:	4631      	mov	r1, r6
 80062ec:	f7fa fc3e 	bl	8000b6c <__aeabi_uldivmod>
 80062f0:	4603      	mov	r3, r0
 80062f2:	460c      	mov	r4, r1
 80062f4:	461a      	mov	r2, r3
 80062f6:	4b77      	ldr	r3, [pc, #476]	; (80064d4 <UART_SetConfig+0x6f4>)
 80062f8:	fba3 1302 	umull	r1, r3, r3, r2
 80062fc:	095b      	lsrs	r3, r3, #5
 80062fe:	2164      	movs	r1, #100	; 0x64
 8006300:	fb01 f303 	mul.w	r3, r1, r3
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	011b      	lsls	r3, r3, #4
 8006308:	3332      	adds	r3, #50	; 0x32
 800630a:	4a72      	ldr	r2, [pc, #456]	; (80064d4 <UART_SetConfig+0x6f4>)
 800630c:	fba2 2303 	umull	r2, r3, r2, r3
 8006310:	095b      	lsrs	r3, r3, #5
 8006312:	f003 020f 	and.w	r2, r3, #15
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4442      	add	r2, r8
 800631c:	609a      	str	r2, [r3, #8]
 800631e:	e0d0      	b.n	80064c2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006320:	f7ff fa64 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8006324:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	469a      	mov	sl, r3
 800632a:	f04f 0b00 	mov.w	fp, #0
 800632e:	46d0      	mov	r8, sl
 8006330:	46d9      	mov	r9, fp
 8006332:	eb18 0308 	adds.w	r3, r8, r8
 8006336:	eb49 0409 	adc.w	r4, r9, r9
 800633a:	4698      	mov	r8, r3
 800633c:	46a1      	mov	r9, r4
 800633e:	eb18 080a 	adds.w	r8, r8, sl
 8006342:	eb49 090b 	adc.w	r9, r9, fp
 8006346:	f04f 0100 	mov.w	r1, #0
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006352:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006356:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800635a:	4688      	mov	r8, r1
 800635c:	4691      	mov	r9, r2
 800635e:	eb1a 0508 	adds.w	r5, sl, r8
 8006362:	eb4b 0609 	adc.w	r6, fp, r9
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	4619      	mov	r1, r3
 800636c:	f04f 0200 	mov.w	r2, #0
 8006370:	f04f 0300 	mov.w	r3, #0
 8006374:	f04f 0400 	mov.w	r4, #0
 8006378:	0094      	lsls	r4, r2, #2
 800637a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800637e:	008b      	lsls	r3, r1, #2
 8006380:	461a      	mov	r2, r3
 8006382:	4623      	mov	r3, r4
 8006384:	4628      	mov	r0, r5
 8006386:	4631      	mov	r1, r6
 8006388:	f7fa fbf0 	bl	8000b6c <__aeabi_uldivmod>
 800638c:	4603      	mov	r3, r0
 800638e:	460c      	mov	r4, r1
 8006390:	461a      	mov	r2, r3
 8006392:	4b50      	ldr	r3, [pc, #320]	; (80064d4 <UART_SetConfig+0x6f4>)
 8006394:	fba3 2302 	umull	r2, r3, r3, r2
 8006398:	095b      	lsrs	r3, r3, #5
 800639a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	469b      	mov	fp, r3
 80063a2:	f04f 0c00 	mov.w	ip, #0
 80063a6:	46d9      	mov	r9, fp
 80063a8:	46e2      	mov	sl, ip
 80063aa:	eb19 0309 	adds.w	r3, r9, r9
 80063ae:	eb4a 040a 	adc.w	r4, sl, sl
 80063b2:	4699      	mov	r9, r3
 80063b4:	46a2      	mov	sl, r4
 80063b6:	eb19 090b 	adds.w	r9, r9, fp
 80063ba:	eb4a 0a0c 	adc.w	sl, sl, ip
 80063be:	f04f 0100 	mov.w	r1, #0
 80063c2:	f04f 0200 	mov.w	r2, #0
 80063c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063d2:	4689      	mov	r9, r1
 80063d4:	4692      	mov	sl, r2
 80063d6:	eb1b 0509 	adds.w	r5, fp, r9
 80063da:	eb4c 060a 	adc.w	r6, ip, sl
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	4619      	mov	r1, r3
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	f04f 0400 	mov.w	r4, #0
 80063f0:	0094      	lsls	r4, r2, #2
 80063f2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80063f6:	008b      	lsls	r3, r1, #2
 80063f8:	461a      	mov	r2, r3
 80063fa:	4623      	mov	r3, r4
 80063fc:	4628      	mov	r0, r5
 80063fe:	4631      	mov	r1, r6
 8006400:	f7fa fbb4 	bl	8000b6c <__aeabi_uldivmod>
 8006404:	4603      	mov	r3, r0
 8006406:	460c      	mov	r4, r1
 8006408:	461a      	mov	r2, r3
 800640a:	4b32      	ldr	r3, [pc, #200]	; (80064d4 <UART_SetConfig+0x6f4>)
 800640c:	fba3 1302 	umull	r1, r3, r3, r2
 8006410:	095b      	lsrs	r3, r3, #5
 8006412:	2164      	movs	r1, #100	; 0x64
 8006414:	fb01 f303 	mul.w	r3, r1, r3
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	011b      	lsls	r3, r3, #4
 800641c:	3332      	adds	r3, #50	; 0x32
 800641e:	4a2d      	ldr	r2, [pc, #180]	; (80064d4 <UART_SetConfig+0x6f4>)
 8006420:	fba2 2303 	umull	r2, r3, r2, r3
 8006424:	095b      	lsrs	r3, r3, #5
 8006426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800642a:	4498      	add	r8, r3
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	469b      	mov	fp, r3
 8006430:	f04f 0c00 	mov.w	ip, #0
 8006434:	46d9      	mov	r9, fp
 8006436:	46e2      	mov	sl, ip
 8006438:	eb19 0309 	adds.w	r3, r9, r9
 800643c:	eb4a 040a 	adc.w	r4, sl, sl
 8006440:	4699      	mov	r9, r3
 8006442:	46a2      	mov	sl, r4
 8006444:	eb19 090b 	adds.w	r9, r9, fp
 8006448:	eb4a 0a0c 	adc.w	sl, sl, ip
 800644c:	f04f 0100 	mov.w	r1, #0
 8006450:	f04f 0200 	mov.w	r2, #0
 8006454:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006458:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800645c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006460:	4689      	mov	r9, r1
 8006462:	4692      	mov	sl, r2
 8006464:	eb1b 0509 	adds.w	r5, fp, r9
 8006468:	eb4c 060a 	adc.w	r6, ip, sl
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	4619      	mov	r1, r3
 8006472:	f04f 0200 	mov.w	r2, #0
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	f04f 0400 	mov.w	r4, #0
 800647e:	0094      	lsls	r4, r2, #2
 8006480:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006484:	008b      	lsls	r3, r1, #2
 8006486:	461a      	mov	r2, r3
 8006488:	4623      	mov	r3, r4
 800648a:	4628      	mov	r0, r5
 800648c:	4631      	mov	r1, r6
 800648e:	f7fa fb6d 	bl	8000b6c <__aeabi_uldivmod>
 8006492:	4603      	mov	r3, r0
 8006494:	460c      	mov	r4, r1
 8006496:	461a      	mov	r2, r3
 8006498:	4b0e      	ldr	r3, [pc, #56]	; (80064d4 <UART_SetConfig+0x6f4>)
 800649a:	fba3 1302 	umull	r1, r3, r3, r2
 800649e:	095b      	lsrs	r3, r3, #5
 80064a0:	2164      	movs	r1, #100	; 0x64
 80064a2:	fb01 f303 	mul.w	r3, r1, r3
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	011b      	lsls	r3, r3, #4
 80064aa:	3332      	adds	r3, #50	; 0x32
 80064ac:	4a09      	ldr	r2, [pc, #36]	; (80064d4 <UART_SetConfig+0x6f4>)
 80064ae:	fba2 2303 	umull	r2, r3, r2, r3
 80064b2:	095b      	lsrs	r3, r3, #5
 80064b4:	f003 020f 	and.w	r2, r3, #15
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4442      	add	r2, r8
 80064be:	609a      	str	r2, [r3, #8]
}
 80064c0:	e7ff      	b.n	80064c2 <UART_SetConfig+0x6e2>
 80064c2:	bf00      	nop
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064cc:	40011000 	.word	0x40011000
 80064d0:	40011400 	.word	0x40011400
 80064d4:	51eb851f 	.word	0x51eb851f

080064d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064d8:	b084      	sub	sp, #16
 80064da:	b580      	push	{r7, lr}
 80064dc:	b084      	sub	sp, #16
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	f107 001c 	add.w	r0, r7, #28
 80064e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80064ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d122      	bne.n	8006536 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006504:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800651a:	2b01      	cmp	r3, #1
 800651c:	d105      	bne.n	800652a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f94a 	bl	80067c4 <USB_CoreReset>
 8006530:	4603      	mov	r3, r0
 8006532:	73fb      	strb	r3, [r7, #15]
 8006534:	e01a      	b.n	800656c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f93e 	bl	80067c4 <USB_CoreReset>
 8006548:	4603      	mov	r3, r0
 800654a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800654c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800654e:	2b00      	cmp	r3, #0
 8006550:	d106      	bne.n	8006560 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006556:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	639a      	str	r2, [r3, #56]	; 0x38
 800655e:	e005      	b.n	800656c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800656c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656e:	2b01      	cmp	r3, #1
 8006570:	d10b      	bne.n	800658a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f043 0206 	orr.w	r2, r3, #6
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f043 0220 	orr.w	r2, r3, #32
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800658a:	7bfb      	ldrb	r3, [r7, #15]
}
 800658c:	4618      	mov	r0, r3
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006596:	b004      	add	sp, #16
 8006598:	4770      	bx	lr

0800659a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800659a:	b480      	push	{r7}
 800659c:	b083      	sub	sp, #12
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f043 0201 	orr.w	r2, r3, #1
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f023 0201 	bic.w	r2, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	370c      	adds	r7, #12
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr

080065de <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80065de:	b580      	push	{r7, lr}
 80065e0:	b082      	sub	sp, #8
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
 80065e6:	460b      	mov	r3, r1
 80065e8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80065f6:	78fb      	ldrb	r3, [r7, #3]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d106      	bne.n	800660a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	60da      	str	r2, [r3, #12]
 8006608:	e00b      	b.n	8006622 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800660a:	78fb      	ldrb	r3, [r7, #3]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d106      	bne.n	800661e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	60da      	str	r2, [r3, #12]
 800661c:	e001      	b.n	8006622 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e003      	b.n	800662a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006622:	2032      	movs	r0, #50	; 0x32
 8006624:	f7fb fb3e 	bl	8001ca4 <HAL_Delay>

  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3708      	adds	r7, #8
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
	...

08006634 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	019b      	lsls	r3, r3, #6
 8006646:	f043 0220 	orr.w	r2, r3, #32
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	3301      	adds	r3, #1
 8006652:	60fb      	str	r3, [r7, #12]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4a09      	ldr	r2, [pc, #36]	; (800667c <USB_FlushTxFifo+0x48>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d901      	bls.n	8006660 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e006      	b.n	800666e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	f003 0320 	and.w	r3, r3, #32
 8006668:	2b20      	cmp	r3, #32
 800666a:	d0f0      	beq.n	800664e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	00030d40 	.word	0x00030d40

08006680 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006688:	2300      	movs	r3, #0
 800668a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2210      	movs	r2, #16
 8006690:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	3301      	adds	r3, #1
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	4a09      	ldr	r2, [pc, #36]	; (80066c0 <USB_FlushRxFifo+0x40>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d901      	bls.n	80066a4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e006      	b.n	80066b2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	f003 0310 	and.w	r3, r3, #16
 80066ac:	2b10      	cmp	r3, #16
 80066ae:	d0f0      	beq.n	8006692 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	00030d40 	.word	0x00030d40

080066c4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b089      	sub	sp, #36	; 0x24
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	4611      	mov	r1, r2
 80066d0:	461a      	mov	r2, r3
 80066d2:	460b      	mov	r3, r1
 80066d4:	71fb      	strb	r3, [r7, #7]
 80066d6:	4613      	mov	r3, r2
 80066d8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80066e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d11a      	bne.n	8006720 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80066ea:	88bb      	ldrh	r3, [r7, #4]
 80066ec:	3303      	adds	r3, #3
 80066ee:	089b      	lsrs	r3, r3, #2
 80066f0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80066f2:	2300      	movs	r3, #0
 80066f4:	61bb      	str	r3, [r7, #24]
 80066f6:	e00f      	b.n	8006718 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80066f8:	79fb      	ldrb	r3, [r7, #7]
 80066fa:	031a      	lsls	r2, r3, #12
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006704:	461a      	mov	r2, r3
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	3304      	adds	r3, #4
 8006710:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	3301      	adds	r3, #1
 8006716:	61bb      	str	r3, [r7, #24]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	429a      	cmp	r2, r3
 800671e:	d3eb      	bcc.n	80066f8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3724      	adds	r7, #36	; 0x24
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800672e:	b480      	push	{r7}
 8006730:	b089      	sub	sp, #36	; 0x24
 8006732:	af00      	add	r7, sp, #0
 8006734:	60f8      	str	r0, [r7, #12]
 8006736:	60b9      	str	r1, [r7, #8]
 8006738:	4613      	mov	r3, r2
 800673a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006744:	88fb      	ldrh	r3, [r7, #6]
 8006746:	3303      	adds	r3, #3
 8006748:	089b      	lsrs	r3, r3, #2
 800674a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800674c:	2300      	movs	r3, #0
 800674e:	61bb      	str	r3, [r7, #24]
 8006750:	e00b      	b.n	800676a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	601a      	str	r2, [r3, #0]
    pDest++;
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	3304      	adds	r3, #4
 8006762:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	3301      	adds	r3, #1
 8006768:	61bb      	str	r3, [r7, #24]
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	429a      	cmp	r2, r3
 8006770:	d3ef      	bcc.n	8006752 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006772:	69fb      	ldr	r3, [r7, #28]
}
 8006774:	4618      	mov	r0, r3
 8006776:	3724      	adds	r7, #36	; 0x24
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	4013      	ands	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006798:	68fb      	ldr	r3, [r7, #12]
}
 800679a:	4618      	mov	r0, r3
 800679c:	3714      	adds	r7, #20
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr

080067a6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80067a6:	b480      	push	{r7}
 80067a8:	b083      	sub	sp, #12
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	f003 0301 	and.w	r3, r3, #1
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	370c      	adds	r7, #12
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
	...

080067c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b085      	sub	sp, #20
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	3301      	adds	r3, #1
 80067d4:	60fb      	str	r3, [r7, #12]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	4a13      	ldr	r2, [pc, #76]	; (8006828 <USB_CoreReset+0x64>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d901      	bls.n	80067e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e01b      	b.n	800681a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	daf2      	bge.n	80067d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80067ea:	2300      	movs	r3, #0
 80067ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	f043 0201 	orr.w	r2, r3, #1
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	3301      	adds	r3, #1
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	4a09      	ldr	r2, [pc, #36]	; (8006828 <USB_CoreReset+0x64>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d901      	bls.n	800680c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e006      	b.n	800681a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b01      	cmp	r3, #1
 8006816:	d0f0      	beq.n	80067fa <USB_CoreReset+0x36>

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3714      	adds	r7, #20
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	00030d40 	.word	0x00030d40

0800682c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800682c:	b084      	sub	sp, #16
 800682e:	b580      	push	{r7, lr}
 8006830:	b084      	sub	sp, #16
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	f107 001c 	add.w	r0, r7, #28
 800683a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006848:	461a      	mov	r2, r3
 800684a:	2300      	movs	r3, #0
 800684c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006852:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800687a:	2b00      	cmp	r3, #0
 800687c:	d018      	beq.n	80068b0 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006880:	2b01      	cmp	r3, #1
 8006882:	d10a      	bne.n	800689a <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006892:	f043 0304 	orr.w	r3, r3, #4
 8006896:	6013      	str	r3, [r2, #0]
 8006898:	e014      	b.n	80068c4 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80068a8:	f023 0304 	bic.w	r3, r3, #4
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	e009      	b.n	80068c4 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80068be:	f023 0304 	bic.w	r3, r3, #4
 80068c2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80068c4:	2110      	movs	r1, #16
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f7ff feb4 	bl	8006634 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f7ff fed7 	bl	8006680 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80068d2:	2300      	movs	r3, #0
 80068d4:	60fb      	str	r3, [r7, #12]
 80068d6:	e015      	b.n	8006904 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	015a      	lsls	r2, r3, #5
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	4413      	add	r3, r2
 80068e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068e4:	461a      	mov	r2, r3
 80068e6:	f04f 33ff 	mov.w	r3, #4294967295
 80068ea:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	015a      	lsls	r2, r3, #5
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	4413      	add	r3, r2
 80068f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068f8:	461a      	mov	r2, r3
 80068fa:	2300      	movs	r3, #0
 80068fc:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	3301      	adds	r3, #1
 8006902:	60fb      	str	r3, [r7, #12]
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	429a      	cmp	r2, r3
 800690a:	d3e5      	bcc.n	80068d8 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800690c:	2101      	movs	r1, #1
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f8ac 	bl	8006a6c <USB_DriveVbus>

  HAL_Delay(200U);
 8006914:	20c8      	movs	r0, #200	; 0xc8
 8006916:	f7fb f9c5 	bl	8001ca4 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f04f 32ff 	mov.w	r2, #4294967295
 8006926:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800692c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00b      	beq.n	800694c <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800693a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a14      	ldr	r2, [pc, #80]	; (8006990 <USB_HostInit+0x164>)
 8006940:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a13      	ldr	r2, [pc, #76]	; (8006994 <USB_HostInit+0x168>)
 8006946:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800694a:	e009      	b.n	8006960 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2280      	movs	r2, #128	; 0x80
 8006950:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a10      	ldr	r2, [pc, #64]	; (8006998 <USB_HostInit+0x16c>)
 8006956:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a10      	ldr	r2, [pc, #64]	; (800699c <USB_HostInit+0x170>)
 800695c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006962:	2b00      	cmp	r3, #0
 8006964:	d105      	bne.n	8006972 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	f043 0210 	orr.w	r2, r3, #16
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	699a      	ldr	r2, [r3, #24]
 8006976:	4b0a      	ldr	r3, [pc, #40]	; (80069a0 <USB_HostInit+0x174>)
 8006978:	4313      	orrs	r3, r2
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800697e:	2300      	movs	r3, #0
}
 8006980:	4618      	mov	r0, r3
 8006982:	3710      	adds	r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800698a:	b004      	add	sp, #16
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	01000200 	.word	0x01000200
 8006994:	00e00300 	.word	0x00e00300
 8006998:	00600080 	.word	0x00600080
 800699c:	004000e0 	.word	0x004000e0
 80069a0:	a3200008 	.word	0xa3200008

080069a4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	460b      	mov	r3, r1
 80069ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80069c2:	f023 0303 	bic.w	r3, r3, #3
 80069c6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	78fb      	ldrb	r3, [r7, #3]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	68f9      	ldr	r1, [r7, #12]
 80069d8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80069dc:	4313      	orrs	r3, r2
 80069de:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80069e0:	78fb      	ldrb	r3, [r7, #3]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d107      	bne.n	80069f6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ec:	461a      	mov	r2, r3
 80069ee:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80069f2:	6053      	str	r3, [r2, #4]
 80069f4:	e009      	b.n	8006a0a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80069f6:	78fb      	ldrb	r3, [r7, #3]
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d106      	bne.n	8006a0a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a02:	461a      	mov	r2, r3
 8006a04:	f241 7370 	movw	r3, #6000	; 0x1770
 8006a08:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3714      	adds	r7, #20
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a38:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a46:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006a48:	2064      	movs	r0, #100	; 0x64
 8006a4a:	f7fb f92b 	bl	8001ca4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006a56:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a5a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006a5c:	200a      	movs	r0, #10
 8006a5e:	f7fb f921 	bl	8001ca4 <HAL_Delay>

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	460b      	mov	r3, r1
 8006a76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a90:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d109      	bne.n	8006ab0 <USB_DriveVbus+0x44>
 8006a9c:	78fb      	ldrb	r3, [r7, #3]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d106      	bne.n	8006ab0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006aaa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006aae:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aba:	d109      	bne.n	8006ad0 <USB_DriveVbus+0x64>
 8006abc:	78fb      	ldrb	r3, [r7, #3]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d106      	bne.n	8006ad0 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006aca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ace:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3714      	adds	r7, #20
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b085      	sub	sp, #20
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	0c5b      	lsrs	r3, r3, #17
 8006afc:	f003 0303 	and.w	r3, r3, #3
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	b29b      	uxth	r3, r3
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3714      	adds	r7, #20
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
	...

08006b30 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b087      	sub	sp, #28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	4608      	mov	r0, r1
 8006b3a:	4611      	mov	r1, r2
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	4603      	mov	r3, r0
 8006b40:	70fb      	strb	r3, [r7, #3]
 8006b42:	460b      	mov	r3, r1
 8006b44:	70bb      	strb	r3, [r7, #2]
 8006b46:	4613      	mov	r3, r2
 8006b48:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8006b52:	78fb      	ldrb	r3, [r7, #3]
 8006b54:	015a      	lsls	r2, r3, #5
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	4413      	add	r3, r2
 8006b5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b5e:	461a      	mov	r2, r3
 8006b60:	f04f 33ff 	mov.w	r3, #4294967295
 8006b64:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006b66:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006b6a:	2b03      	cmp	r3, #3
 8006b6c:	d87e      	bhi.n	8006c6c <USB_HC_Init+0x13c>
 8006b6e:	a201      	add	r2, pc, #4	; (adr r2, 8006b74 <USB_HC_Init+0x44>)
 8006b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b74:	08006b85 	.word	0x08006b85
 8006b78:	08006c2f 	.word	0x08006c2f
 8006b7c:	08006b85 	.word	0x08006b85
 8006b80:	08006bf1 	.word	0x08006bf1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b84:	78fb      	ldrb	r3, [r7, #3]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b90:	461a      	mov	r2, r3
 8006b92:	f240 439d 	movw	r3, #1181	; 0x49d
 8006b96:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006b98:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	da10      	bge.n	8006bc2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006ba0:	78fb      	ldrb	r3, [r7, #3]
 8006ba2:	015a      	lsls	r2, r3, #5
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	78fa      	ldrb	r2, [r7, #3]
 8006bb0:	0151      	lsls	r1, r2, #5
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	440a      	add	r2, r1
 8006bb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bbe:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8006bc0:	e057      	b.n	8006c72 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d051      	beq.n	8006c72 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006bce:	78fb      	ldrb	r3, [r7, #3]
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	78fa      	ldrb	r2, [r7, #3]
 8006bde:	0151      	lsls	r1, r2, #5
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	440a      	add	r2, r1
 8006be4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006be8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006bec:	60d3      	str	r3, [r2, #12]
      break;
 8006bee:	e040      	b.n	8006c72 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006bf0:	78fb      	ldrb	r3, [r7, #3]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	f240 639d 	movw	r3, #1693	; 0x69d
 8006c02:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006c04:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	da34      	bge.n	8006c76 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	015a      	lsls	r2, r3, #5
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	4413      	add	r3, r2
 8006c14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c18:	68db      	ldr	r3, [r3, #12]
 8006c1a:	78fa      	ldrb	r2, [r7, #3]
 8006c1c:	0151      	lsls	r1, r2, #5
 8006c1e:	68ba      	ldr	r2, [r7, #8]
 8006c20:	440a      	add	r2, r1
 8006c22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c2a:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006c2c:	e023      	b.n	8006c76 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006c2e:	78fb      	ldrb	r3, [r7, #3]
 8006c30:	015a      	lsls	r2, r3, #5
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	4413      	add	r3, r2
 8006c36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	f240 2325 	movw	r3, #549	; 0x225
 8006c40:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006c42:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	da17      	bge.n	8006c7a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006c4a:	78fb      	ldrb	r3, [r7, #3]
 8006c4c:	015a      	lsls	r2, r3, #5
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	4413      	add	r3, r2
 8006c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	78fa      	ldrb	r2, [r7, #3]
 8006c5a:	0151      	lsls	r1, r2, #5
 8006c5c:	68ba      	ldr	r2, [r7, #8]
 8006c5e:	440a      	add	r2, r1
 8006c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c64:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006c68:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006c6a:	e006      	b.n	8006c7a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	75fb      	strb	r3, [r7, #23]
      break;
 8006c70:	e004      	b.n	8006c7c <USB_HC_Init+0x14c>
      break;
 8006c72:	bf00      	nop
 8006c74:	e002      	b.n	8006c7c <USB_HC_Init+0x14c>
      break;
 8006c76:	bf00      	nop
 8006c78:	e000      	b.n	8006c7c <USB_HC_Init+0x14c>
      break;
 8006c7a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c82:	699a      	ldr	r2, [r3, #24]
 8006c84:	78fb      	ldrb	r3, [r7, #3]
 8006c86:	f003 030f 	and.w	r3, r3, #15
 8006c8a:	2101      	movs	r1, #1
 8006c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c90:	68b9      	ldr	r1, [r7, #8]
 8006c92:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c96:	4313      	orrs	r3, r2
 8006c98:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006ca6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	da03      	bge.n	8006cb6 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006cae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cb2:	613b      	str	r3, [r7, #16]
 8006cb4:	e001      	b.n	8006cba <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8006cba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d103      	bne.n	8006cca <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006cc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cc6:	60fb      	str	r3, [r7, #12]
 8006cc8:	e001      	b.n	8006cce <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cce:	787b      	ldrb	r3, [r7, #1]
 8006cd0:	059b      	lsls	r3, r3, #22
 8006cd2:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006cd6:	78bb      	ldrb	r3, [r7, #2]
 8006cd8:	02db      	lsls	r3, r3, #11
 8006cda:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cde:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006ce0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006ce4:	049b      	lsls	r3, r3, #18
 8006ce6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006cea:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006cec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006cee:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006cf2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cf8:	78fb      	ldrb	r3, [r7, #3]
 8006cfa:	0159      	lsls	r1, r3, #5
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	440b      	add	r3, r1
 8006d00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d04:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006d0a:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8006d0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006d10:	2b03      	cmp	r3, #3
 8006d12:	d10f      	bne.n	8006d34 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8006d14:	78fb      	ldrb	r3, [r7, #3]
 8006d16:	015a      	lsls	r2, r3, #5
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	78fa      	ldrb	r2, [r7, #3]
 8006d24:	0151      	lsls	r1, r2, #5
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	440a      	add	r2, r1
 8006d2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d2e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006d32:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	371c      	adds	r7, #28
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop

08006d44 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b08c      	sub	sp, #48	; 0x30
 8006d48:	af02      	add	r7, sp, #8
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	785b      	ldrb	r3, [r3, #1]
 8006d5a:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006d5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d60:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d028      	beq.n	8006dc0 <USB_HC_StartXfer+0x7c>
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	791b      	ldrb	r3, [r3, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d124      	bne.n	8006dc0 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8006d76:	79fb      	ldrb	r3, [r7, #7]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10b      	bne.n	8006d94 <USB_HC_StartXfer+0x50>
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	795b      	ldrb	r3, [r3, #5]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d107      	bne.n	8006d94 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	785b      	ldrb	r3, [r3, #1]
 8006d88:	4619      	mov	r1, r3
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 fa30 	bl	80071f0 <USB_DoPing>
      return HAL_OK;
 8006d90:	2300      	movs	r3, #0
 8006d92:	e114      	b.n	8006fbe <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8006d94:	79fb      	ldrb	r3, [r7, #7]
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d112      	bne.n	8006dc0 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	015a      	lsls	r2, r3, #5
 8006d9e:	6a3b      	ldr	r3, [r7, #32]
 8006da0:	4413      	add	r3, r2
 8006da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	69fa      	ldr	r2, [r7, #28]
 8006daa:	0151      	lsls	r1, r2, #5
 8006dac:	6a3a      	ldr	r2, [r7, #32]
 8006dae:	440a      	add	r2, r1
 8006db0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006db4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006db8:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d018      	beq.n	8006dfa <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	8912      	ldrh	r2, [r2, #8]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	68ba      	ldr	r2, [r7, #8]
 8006dd6:	8912      	ldrh	r2, [r2, #8]
 8006dd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ddc:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8006dde:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006de0:	8b7b      	ldrh	r3, [r7, #26]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d90b      	bls.n	8006dfe <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8006de6:	8b7b      	ldrh	r3, [r7, #26]
 8006de8:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006dea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	8912      	ldrh	r2, [r2, #8]
 8006df0:	fb02 f203 	mul.w	r2, r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	611a      	str	r2, [r3, #16]
 8006df8:	e001      	b.n	8006dfe <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	78db      	ldrb	r3, [r3, #3]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d006      	beq.n	8006e14 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006e06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	8912      	ldrh	r2, [r2, #8]
 8006e0c:	fb02 f203 	mul.w	r2, r2, r3
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006e1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006e1e:	04d9      	lsls	r1, r3, #19
 8006e20:	4b69      	ldr	r3, [pc, #420]	; (8006fc8 <USB_HC_StartXfer+0x284>)
 8006e22:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e24:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	7a9b      	ldrb	r3, [r3, #10]
 8006e2a:	075b      	lsls	r3, r3, #29
 8006e2c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e30:	69f9      	ldr	r1, [r7, #28]
 8006e32:	0148      	lsls	r0, r1, #5
 8006e34:	6a39      	ldr	r1, [r7, #32]
 8006e36:	4401      	add	r1, r0
 8006e38:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006e3c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e3e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006e40:	79fb      	ldrb	r3, [r7, #7]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d009      	beq.n	8006e5a <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	68d9      	ldr	r1, [r3, #12]
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	6a3b      	ldr	r3, [r7, #32]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e56:	460a      	mov	r2, r1
 8006e58:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006e5a:	6a3b      	ldr	r3, [r7, #32]
 8006e5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f003 0301 	and.w	r3, r3, #1
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	bf0c      	ite	eq
 8006e6a:	2301      	moveq	r3, #1
 8006e6c:	2300      	movne	r3, #0
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	015a      	lsls	r2, r3, #5
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	4413      	add	r3, r2
 8006e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	69fa      	ldr	r2, [r7, #28]
 8006e82:	0151      	lsls	r1, r2, #5
 8006e84:	6a3a      	ldr	r2, [r7, #32]
 8006e86:	440a      	add	r2, r1
 8006e88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006e8c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006e90:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006e92:	69fb      	ldr	r3, [r7, #28]
 8006e94:	015a      	lsls	r2, r3, #5
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	4413      	add	r3, r2
 8006e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	7e7b      	ldrb	r3, [r7, #25]
 8006ea2:	075b      	lsls	r3, r3, #29
 8006ea4:	69f9      	ldr	r1, [r7, #28]
 8006ea6:	0148      	lsls	r0, r1, #5
 8006ea8:	6a39      	ldr	r1, [r7, #32]
 8006eaa:	4401      	add	r1, r0
 8006eac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	015a      	lsls	r2, r3, #5
 8006eb8:	6a3b      	ldr	r3, [r7, #32]
 8006eba:	4413      	add	r3, r2
 8006ebc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a42      	ldr	r2, [pc, #264]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006ec4:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ec6:	4b41      	ldr	r3, [pc, #260]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ece:	4a3f      	ldr	r2, [pc, #252]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006ed0:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	78db      	ldrb	r3, [r3, #3]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d006      	beq.n	8006ee8 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006eda:	4b3c      	ldr	r3, [pc, #240]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ee2:	4a3a      	ldr	r2, [pc, #232]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006ee4:	6013      	str	r3, [r2, #0]
 8006ee6:	e005      	b.n	8006ef4 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006ee8:	4b38      	ldr	r3, [pc, #224]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ef0:	4a36      	ldr	r2, [pc, #216]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006ef2:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ef4:	4b35      	ldr	r3, [pc, #212]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006efc:	4a33      	ldr	r2, [pc, #204]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006efe:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	6a3b      	ldr	r3, [r7, #32]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	4b2f      	ldr	r3, [pc, #188]	; (8006fcc <USB_HC_StartXfer+0x288>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006f14:	79fb      	ldrb	r3, [r7, #7]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	e04f      	b.n	8006fbe <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	78db      	ldrb	r3, [r3, #3]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d14a      	bne.n	8006fbc <USB_HC_StartXfer+0x278>
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d046      	beq.n	8006fbc <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	79db      	ldrb	r3, [r3, #7]
 8006f32:	2b03      	cmp	r3, #3
 8006f34:	d830      	bhi.n	8006f98 <USB_HC_StartXfer+0x254>
 8006f36:	a201      	add	r2, pc, #4	; (adr r2, 8006f3c <USB_HC_StartXfer+0x1f8>)
 8006f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3c:	08006f4d 	.word	0x08006f4d
 8006f40:	08006f71 	.word	0x08006f71
 8006f44:	08006f4d 	.word	0x08006f4d
 8006f48:	08006f71 	.word	0x08006f71
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	3303      	adds	r3, #3
 8006f52:	089b      	lsrs	r3, r3, #2
 8006f54:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006f56:	8afa      	ldrh	r2, [r7, #22]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d91c      	bls.n	8006f9c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	f043 0220 	orr.w	r2, r3, #32
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	619a      	str	r2, [r3, #24]
        }
        break;
 8006f6e:	e015      	b.n	8006f9c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	3303      	adds	r3, #3
 8006f76:	089b      	lsrs	r3, r3, #2
 8006f78:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006f7a:	8afa      	ldrh	r2, [r7, #22]
 8006f7c:	6a3b      	ldr	r3, [r7, #32]
 8006f7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d90a      	bls.n	8006fa0 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	619a      	str	r2, [r3, #24]
        }
        break;
 8006f96:	e003      	b.n	8006fa0 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006f98:	bf00      	nop
 8006f9a:	e002      	b.n	8006fa2 <USB_HC_StartXfer+0x25e>
        break;
 8006f9c:	bf00      	nop
 8006f9e:	e000      	b.n	8006fa2 <USB_HC_StartXfer+0x25e>
        break;
 8006fa0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	68d9      	ldr	r1, [r3, #12]
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	785a      	ldrb	r2, [r3, #1]
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	b298      	uxth	r0, r3
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	9300      	str	r3, [sp, #0]
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f7ff fb84 	bl	80066c4 <USB_WritePacket>
  }

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3728      	adds	r7, #40	; 0x28
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	1ff80000 	.word	0x1ff80000
 8006fcc:	200000b4 	.word	0x200000b4

08006fd0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	b29b      	uxth	r3, r3
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3714      	adds	r7, #20
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b087      	sub	sp, #28
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8007002:	78fb      	ldrb	r3, [r7, #3]
 8007004:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	4413      	add	r3, r2
 8007012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	0c9b      	lsrs	r3, r3, #18
 800701a:	f003 0303 	and.w	r3, r3, #3
 800701e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <USB_HC_Halt+0x3a>
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	2b02      	cmp	r3, #2
 800702a:	d16c      	bne.n	8007106 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	4413      	add	r3, r2
 8007034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	0151      	lsls	r1, r2, #5
 800703e:	693a      	ldr	r2, [r7, #16]
 8007040:	440a      	add	r2, r1
 8007042:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007046:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800704a:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007050:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007054:	2b00      	cmp	r3, #0
 8007056:	d143      	bne.n	80070e0 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	4413      	add	r3, r2
 8007060:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	0151      	lsls	r1, r2, #5
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	440a      	add	r2, r1
 800706e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007072:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007076:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	015a      	lsls	r2, r3, #5
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	4413      	add	r3, r2
 8007080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	0151      	lsls	r1, r2, #5
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	440a      	add	r2, r1
 800708e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007092:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007096:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	0151      	lsls	r1, r2, #5
 80070aa:	693a      	ldr	r2, [r7, #16]
 80070ac:	440a      	add	r2, r1
 80070ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80070b6:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	3301      	adds	r3, #1
 80070bc:	617b      	str	r3, [r7, #20]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80070c4:	d81d      	bhi.n	8007102 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	015a      	lsls	r2, r3, #5
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	4413      	add	r3, r2
 80070ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070dc:	d0ec      	beq.n	80070b8 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80070de:	e080      	b.n	80071e2 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	015a      	lsls	r2, r3, #5
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	4413      	add	r3, r2
 80070e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	0151      	lsls	r1, r2, #5
 80070f2:	693a      	ldr	r2, [r7, #16]
 80070f4:	440a      	add	r2, r1
 80070f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80070fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80070fe:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007100:	e06f      	b.n	80071e2 <USB_HC_Halt+0x1f0>
          break;
 8007102:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007104:	e06d      	b.n	80071e2 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	015a      	lsls	r2, r3, #5
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	4413      	add	r3, r2
 800710e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	0151      	lsls	r1, r2, #5
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	440a      	add	r2, r1
 800711c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007120:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007124:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d143      	bne.n	80071be <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	015a      	lsls	r2, r3, #5
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	4413      	add	r3, r2
 800713e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	0151      	lsls	r1, r2, #5
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	440a      	add	r2, r1
 800714c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007150:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007154:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	4413      	add	r3, r2
 800715e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	0151      	lsls	r1, r2, #5
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	440a      	add	r2, r1
 800716c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007170:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007174:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	015a      	lsls	r2, r3, #5
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	4413      	add	r3, r2
 800717e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	0151      	lsls	r1, r2, #5
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	440a      	add	r2, r1
 800718c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007190:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007194:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	3301      	adds	r3, #1
 800719a:	617b      	str	r3, [r7, #20]
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071a2:	d81d      	bhi.n	80071e0 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071ba:	d0ec      	beq.n	8007196 <USB_HC_Halt+0x1a4>
 80071bc:	e011      	b.n	80071e2 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	015a      	lsls	r2, r3, #5
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	4413      	add	r3, r2
 80071c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	0151      	lsls	r1, r2, #5
 80071d0:	693a      	ldr	r2, [r7, #16]
 80071d2:	440a      	add	r2, r1
 80071d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80071d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80071dc:	6013      	str	r3, [r2, #0]
 80071de:	e000      	b.n	80071e2 <USB_HC_Halt+0x1f0>
          break;
 80071e0:	bf00      	nop
    }
  }

  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	371c      	adds	r7, #28
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b087      	sub	sp, #28
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	460b      	mov	r3, r1
 80071fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007200:	78fb      	ldrb	r3, [r7, #3]
 8007202:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007204:	2301      	movs	r3, #1
 8007206:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	04da      	lsls	r2, r3, #19
 800720c:	4b15      	ldr	r3, [pc, #84]	; (8007264 <USB_DoPing+0x74>)
 800720e:	4013      	ands	r3, r2
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	0151      	lsls	r1, r2, #5
 8007214:	697a      	ldr	r2, [r7, #20]
 8007216:	440a      	add	r2, r1
 8007218:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800721c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007220:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	015a      	lsls	r2, r3, #5
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	4413      	add	r3, r2
 800722a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007238:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007240:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	015a      	lsls	r2, r3, #5
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	4413      	add	r3, r2
 800724a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800724e:	461a      	mov	r2, r3
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	371c      	adds	r7, #28
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	1ff80000 	.word	0x1ff80000

08007268 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007274:	2300      	movs	r3, #0
 8007276:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f7ff f99f 	bl	80065bc <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800727e:	2110      	movs	r1, #16
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f7ff f9d7 	bl	8006634 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7ff f9fa 	bl	8006680 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800728c:	2300      	movs	r3, #0
 800728e:	613b      	str	r3, [r7, #16]
 8007290:	e01f      	b.n	80072d2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	015a      	lsls	r2, r3, #5
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4413      	add	r3, r2
 800729a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072b0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80072b8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	015a      	lsls	r2, r3, #5
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	4413      	add	r3, r2
 80072c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072c6:	461a      	mov	r2, r3
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	3301      	adds	r3, #1
 80072d0:	613b      	str	r3, [r7, #16]
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	2b0f      	cmp	r3, #15
 80072d6:	d9dc      	bls.n	8007292 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80072d8:	2300      	movs	r3, #0
 80072da:	613b      	str	r3, [r7, #16]
 80072dc:	e034      	b.n	8007348 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	015a      	lsls	r2, r3, #5
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	4413      	add	r3, r2
 80072e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072f4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80072fc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007304:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	4413      	add	r3, r2
 800730e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007312:	461a      	mov	r2, r3
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	3301      	adds	r3, #1
 800731c:	617b      	str	r3, [r7, #20]
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007324:	d80c      	bhi.n	8007340 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	015a      	lsls	r2, r3, #5
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4413      	add	r3, r2
 800732e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007338:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800733c:	d0ec      	beq.n	8007318 <USB_StopHost+0xb0>
 800733e:	e000      	b.n	8007342 <USB_StopHost+0xda>
        break;
 8007340:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	3301      	adds	r3, #1
 8007346:	613b      	str	r3, [r7, #16]
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	2b0f      	cmp	r3, #15
 800734c:	d9c7      	bls.n	80072de <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007354:	461a      	mov	r2, r3
 8007356:	f04f 33ff 	mov.w	r3, #4294967295
 800735a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f04f 32ff 	mov.w	r2, #4294967295
 8007362:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f7ff f918 	bl	800659a <USB_EnableGlobalInt>

  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3718      	adds	r7, #24
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007374:	b590      	push	{r4, r7, lr}
 8007376:	b089      	sub	sp, #36	; 0x24
 8007378:	af04      	add	r7, sp, #16
 800737a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800737c:	2301      	movs	r3, #1
 800737e:	2202      	movs	r2, #2
 8007380:	2102      	movs	r1, #2
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 fc68 	bl	8007c58 <USBH_FindInterface>
 8007388:	4603      	mov	r3, r0
 800738a:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800738c:	7bfb      	ldrb	r3, [r7, #15]
 800738e:	2bff      	cmp	r3, #255	; 0xff
 8007390:	d002      	beq.n	8007398 <USBH_CDC_InterfaceInit+0x24>
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	2b01      	cmp	r3, #1
 8007396:	d901      	bls.n	800739c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007398:	2302      	movs	r3, #2
 800739a:	e13d      	b.n	8007618 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	4619      	mov	r1, r3
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fc3d 	bl	8007c20 <USBH_SelectInterface>
 80073a6:	4603      	mov	r3, r0
 80073a8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80073aa:	7bbb      	ldrb	r3, [r7, #14]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d001      	beq.n	80073b4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80073b0:	2302      	movs	r3, #2
 80073b2:	e131      	b.n	8007618 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80073ba:	2050      	movs	r0, #80	; 0x50
 80073bc:	f002 fa04 	bl	80097c8 <malloc>
 80073c0:	4603      	mov	r3, r0
 80073c2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073ca:	69db      	ldr	r3, [r3, #28]
 80073cc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d101      	bne.n	80073d8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80073d4:	2302      	movs	r3, #2
 80073d6:	e11f      	b.n	8007618 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80073d8:	2250      	movs	r2, #80	; 0x50
 80073da:	2100      	movs	r1, #0
 80073dc:	68b8      	ldr	r0, [r7, #8]
 80073de:	f002 fa03 	bl	80097e8 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80073e2:	7bfb      	ldrb	r3, [r7, #15]
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	211a      	movs	r1, #26
 80073e8:	fb01 f303 	mul.w	r3, r1, r3
 80073ec:	4413      	add	r3, r2
 80073ee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	b25b      	sxtb	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	da15      	bge.n	8007426 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	211a      	movs	r1, #26
 8007400:	fb01 f303 	mul.w	r3, r1, r3
 8007404:	4413      	add	r3, r2
 8007406:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800740a:	781a      	ldrb	r2, [r3, #0]
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007410:	7bfb      	ldrb	r3, [r7, #15]
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	211a      	movs	r1, #26
 8007416:	fb01 f303 	mul.w	r3, r1, r3
 800741a:	4413      	add	r3, r2
 800741c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007420:	881a      	ldrh	r2, [r3, #0]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	785b      	ldrb	r3, [r3, #1]
 800742a:	4619      	mov	r1, r3
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f001 fe36 	bl	800909e <USBH_AllocPipe>
 8007432:	4603      	mov	r3, r0
 8007434:	461a      	mov	r2, r3
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	7819      	ldrb	r1, [r3, #0]
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	7858      	ldrb	r0, [r3, #1]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800744e:	68ba      	ldr	r2, [r7, #8]
 8007450:	8952      	ldrh	r2, [r2, #10]
 8007452:	9202      	str	r2, [sp, #8]
 8007454:	2203      	movs	r2, #3
 8007456:	9201      	str	r2, [sp, #4]
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	4623      	mov	r3, r4
 800745c:	4602      	mov	r2, r0
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f001 fdee 	bl	8009040 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	2200      	movs	r2, #0
 800746a:	4619      	mov	r1, r3
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f002 f8fb 	bl	8009668 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007472:	2300      	movs	r3, #0
 8007474:	2200      	movs	r2, #0
 8007476:	210a      	movs	r1, #10
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 fbed 	bl	8007c58 <USBH_FindInterface>
 800747e:	4603      	mov	r3, r0
 8007480:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007482:	7bfb      	ldrb	r3, [r7, #15]
 8007484:	2bff      	cmp	r3, #255	; 0xff
 8007486:	d002      	beq.n	800748e <USBH_CDC_InterfaceInit+0x11a>
 8007488:	7bfb      	ldrb	r3, [r7, #15]
 800748a:	2b01      	cmp	r3, #1
 800748c:	d901      	bls.n	8007492 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800748e:	2302      	movs	r3, #2
 8007490:	e0c2      	b.n	8007618 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007492:	7bfb      	ldrb	r3, [r7, #15]
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	211a      	movs	r1, #26
 8007498:	fb01 f303 	mul.w	r3, r1, r3
 800749c:	4413      	add	r3, r2
 800749e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	b25b      	sxtb	r3, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	da16      	bge.n	80074d8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80074aa:	7bfb      	ldrb	r3, [r7, #15]
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	211a      	movs	r1, #26
 80074b0:	fb01 f303 	mul.w	r3, r1, r3
 80074b4:	4413      	add	r3, r2
 80074b6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80074ba:	781a      	ldrb	r2, [r3, #0]
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	211a      	movs	r1, #26
 80074c6:	fb01 f303 	mul.w	r3, r1, r3
 80074ca:	4413      	add	r3, r2
 80074cc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80074d0:	881a      	ldrh	r2, [r3, #0]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	835a      	strh	r2, [r3, #26]
 80074d6:	e015      	b.n	8007504 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80074d8:	7bfb      	ldrb	r3, [r7, #15]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	211a      	movs	r1, #26
 80074de:	fb01 f303 	mul.w	r3, r1, r3
 80074e2:	4413      	add	r3, r2
 80074e4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80074e8:	781a      	ldrb	r2, [r3, #0]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80074ee:	7bfb      	ldrb	r3, [r7, #15]
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	211a      	movs	r1, #26
 80074f4:	fb01 f303 	mul.w	r3, r1, r3
 80074f8:	4413      	add	r3, r2
 80074fa:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80074fe:	881a      	ldrh	r2, [r3, #0]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8007504:	7bfb      	ldrb	r3, [r7, #15]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	211a      	movs	r1, #26
 800750a:	fb01 f303 	mul.w	r3, r1, r3
 800750e:	4413      	add	r3, r2
 8007510:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	b25b      	sxtb	r3, r3
 8007518:	2b00      	cmp	r3, #0
 800751a:	da16      	bge.n	800754a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800751c:	7bfb      	ldrb	r3, [r7, #15]
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	211a      	movs	r1, #26
 8007522:	fb01 f303 	mul.w	r3, r1, r3
 8007526:	4413      	add	r3, r2
 8007528:	f203 3356 	addw	r3, r3, #854	; 0x356
 800752c:	781a      	ldrb	r2, [r3, #0]
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007532:	7bfb      	ldrb	r3, [r7, #15]
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	211a      	movs	r1, #26
 8007538:	fb01 f303 	mul.w	r3, r1, r3
 800753c:	4413      	add	r3, r2
 800753e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007542:	881a      	ldrh	r2, [r3, #0]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	835a      	strh	r2, [r3, #26]
 8007548:	e015      	b.n	8007576 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800754a:	7bfb      	ldrb	r3, [r7, #15]
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	211a      	movs	r1, #26
 8007550:	fb01 f303 	mul.w	r3, r1, r3
 8007554:	4413      	add	r3, r2
 8007556:	f203 3356 	addw	r3, r3, #854	; 0x356
 800755a:	781a      	ldrb	r2, [r3, #0]
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007560:	7bfb      	ldrb	r3, [r7, #15]
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	211a      	movs	r1, #26
 8007566:	fb01 f303 	mul.w	r3, r1, r3
 800756a:	4413      	add	r3, r2
 800756c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007570:	881a      	ldrh	r2, [r3, #0]
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	7b9b      	ldrb	r3, [r3, #14]
 800757a:	4619      	mov	r1, r3
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f001 fd8e 	bl	800909e <USBH_AllocPipe>
 8007582:	4603      	mov	r3, r0
 8007584:	461a      	mov	r2, r3
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	7bdb      	ldrb	r3, [r3, #15]
 800758e:	4619      	mov	r1, r3
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f001 fd84 	bl	800909e <USBH_AllocPipe>
 8007596:	4603      	mov	r3, r0
 8007598:	461a      	mov	r2, r3
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	7b59      	ldrb	r1, [r3, #13]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	7b98      	ldrb	r0, [r3, #14]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80075b2:	68ba      	ldr	r2, [r7, #8]
 80075b4:	8b12      	ldrh	r2, [r2, #24]
 80075b6:	9202      	str	r2, [sp, #8]
 80075b8:	2202      	movs	r2, #2
 80075ba:	9201      	str	r2, [sp, #4]
 80075bc:	9300      	str	r3, [sp, #0]
 80075be:	4623      	mov	r3, r4
 80075c0:	4602      	mov	r2, r0
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f001 fd3c 	bl	8009040 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	7b19      	ldrb	r1, [r3, #12]
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	7bd8      	ldrb	r0, [r3, #15]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	8b52      	ldrh	r2, [r2, #26]
 80075e0:	9202      	str	r2, [sp, #8]
 80075e2:	2202      	movs	r2, #2
 80075e4:	9201      	str	r2, [sp, #4]
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	4623      	mov	r3, r4
 80075ea:	4602      	mov	r2, r0
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f001 fd27 	bl	8009040 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	7b5b      	ldrb	r3, [r3, #13]
 80075fe:	2200      	movs	r2, #0
 8007600:	4619      	mov	r1, r3
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f002 f830 	bl	8009668 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	7b1b      	ldrb	r3, [r3, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	4619      	mov	r1, r3
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f002 f829 	bl	8009668 <USBH_LL_SetToggle>

  return USBH_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3714      	adds	r7, #20
 800761c:	46bd      	mov	sp, r7
 800761e:	bd90      	pop	{r4, r7, pc}

08007620 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800762e:	69db      	ldr	r3, [r3, #28]
 8007630:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00e      	beq.n	8007658 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	4619      	mov	r1, r3
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f001 fd1c 	bl	800907e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	4619      	mov	r1, r3
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f001 fd47 	bl	80090e0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	7b1b      	ldrb	r3, [r3, #12]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00e      	beq.n	800767e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	7b1b      	ldrb	r3, [r3, #12]
 8007664:	4619      	mov	r1, r3
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f001 fd09 	bl	800907e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	7b1b      	ldrb	r3, [r3, #12]
 8007670:	4619      	mov	r1, r3
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f001 fd34 	bl	80090e0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	7b5b      	ldrb	r3, [r3, #13]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00e      	beq.n	80076a4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	7b5b      	ldrb	r3, [r3, #13]
 800768a:	4619      	mov	r1, r3
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f001 fcf6 	bl	800907e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	7b5b      	ldrb	r3, [r3, #13]
 8007696:	4619      	mov	r1, r3
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f001 fd21 	bl	80090e0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076aa:	69db      	ldr	r3, [r3, #28]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00b      	beq.n	80076c8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076b6:	69db      	ldr	r3, [r3, #28]
 80076b8:	4618      	mov	r0, r3
 80076ba:	f002 f88d 	bl	80097d8 <free>
    phost->pActiveClass->pData = 0U;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076c4:	2200      	movs	r2, #0
 80076c6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076e0:	69db      	ldr	r3, [r3, #28]
 80076e2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	3340      	adds	r3, #64	; 0x40
 80076e8:	4619      	mov	r1, r3
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f8b1 	bl	8007852 <GetLineCoding>
 80076f0:	4603      	mov	r3, r0
 80076f2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80076f4:	7afb      	ldrb	r3, [r7, #11]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d105      	bne.n	8007706 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007700:	2102      	movs	r1, #2
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007706:	7afb      	ldrb	r3, [r7, #11]
}
 8007708:	4618      	mov	r0, r3
 800770a:	3710      	adds	r7, #16
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007718:	2301      	movs	r3, #1
 800771a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800771c:	2300      	movs	r3, #0
 800771e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007730:	2b04      	cmp	r3, #4
 8007732:	d877      	bhi.n	8007824 <USBH_CDC_Process+0x114>
 8007734:	a201      	add	r2, pc, #4	; (adr r2, 800773c <USBH_CDC_Process+0x2c>)
 8007736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773a:	bf00      	nop
 800773c:	08007751 	.word	0x08007751
 8007740:	08007757 	.word	0x08007757
 8007744:	08007787 	.word	0x08007787
 8007748:	080077fb 	.word	0x080077fb
 800774c:	08007809 	.word	0x08007809
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007750:	2300      	movs	r3, #0
 8007752:	73fb      	strb	r3, [r7, #15]
      break;
 8007754:	e06d      	b.n	8007832 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800775a:	4619      	mov	r1, r3
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f897 	bl	8007890 <SetLineCoding>
 8007762:	4603      	mov	r3, r0
 8007764:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007766:	7bbb      	ldrb	r3, [r7, #14]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d104      	bne.n	8007776 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007774:	e058      	b.n	8007828 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007776:	7bbb      	ldrb	r3, [r7, #14]
 8007778:	2b01      	cmp	r3, #1
 800777a:	d055      	beq.n	8007828 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	2204      	movs	r2, #4
 8007780:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007784:	e050      	b.n	8007828 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	3340      	adds	r3, #64	; 0x40
 800778a:	4619      	mov	r1, r3
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f860 	bl	8007852 <GetLineCoding>
 8007792:	4603      	mov	r3, r0
 8007794:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007796:	7bbb      	ldrb	r3, [r7, #14]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d126      	bne.n	80077ea <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077ae:	791b      	ldrb	r3, [r3, #4]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d13b      	bne.n	800782c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077be:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d133      	bne.n	800782c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077ce:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d12b      	bne.n	800782c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077dc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80077de:	429a      	cmp	r2, r3
 80077e0:	d124      	bne.n	800782c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 f95a 	bl	8007a9c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80077e8:	e020      	b.n	800782c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80077ea:	7bbb      	ldrb	r3, [r7, #14]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d01d      	beq.n	800782c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	2204      	movs	r2, #4
 80077f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80077f8:	e018      	b.n	800782c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f867 	bl	80078ce <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f000 f8dc 	bl	80079be <CDC_ProcessReception>
      break;
 8007806:	e014      	b.n	8007832 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007808:	2100      	movs	r1, #0
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 ffe5 	bl	80087da <USBH_ClrFeature>
 8007810:	4603      	mov	r3, r0
 8007812:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007814:	7bbb      	ldrb	r3, [r7, #14]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10a      	bne.n	8007830 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8007822:	e005      	b.n	8007830 <USBH_CDC_Process+0x120>

    default:
      break;
 8007824:	bf00      	nop
 8007826:	e004      	b.n	8007832 <USBH_CDC_Process+0x122>
      break;
 8007828:	bf00      	nop
 800782a:	e002      	b.n	8007832 <USBH_CDC_Process+0x122>
      break;
 800782c:	bf00      	nop
 800782e:	e000      	b.n	8007832 <USBH_CDC_Process+0x122>
      break;
 8007830:	bf00      	nop

  }

  return status;
 8007832:	7bfb      	ldrb	r3, [r7, #15]
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr

08007852 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b082      	sub	sp, #8
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	22a1      	movs	r2, #161	; 0xa1
 8007860:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2221      	movs	r2, #33	; 0x21
 8007866:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2200      	movs	r2, #0
 8007872:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2207      	movs	r2, #7
 8007878:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	2207      	movs	r2, #7
 800787e:	4619      	mov	r1, r3
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f001 f98a 	bl	8008b9a <USBH_CtlReq>
 8007886:	4603      	mov	r3, r0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2221      	movs	r2, #33	; 0x21
 800789e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2220      	movs	r2, #32
 80078a4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2207      	movs	r2, #7
 80078b6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2207      	movs	r2, #7
 80078bc:	4619      	mov	r1, r3
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f001 f96b 	bl	8008b9a <USBH_CtlReq>
 80078c4:	4603      	mov	r3, r0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3708      	adds	r7, #8
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b086      	sub	sp, #24
 80078d2:	af02      	add	r7, sp, #8
 80078d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80078e0:	2300      	movs	r3, #0
 80078e2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d002      	beq.n	80078f4 <CDC_ProcessTransmission+0x26>
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d025      	beq.n	800793e <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 80078f2:	e060      	b.n	80079b6 <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	8b12      	ldrh	r2, [r2, #24]
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d90c      	bls.n	800791a <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	69d9      	ldr	r1, [r3, #28]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8b1a      	ldrh	r2, [r3, #24]
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	7b58      	ldrb	r0, [r3, #13]
 800790c:	2301      	movs	r3, #1
 800790e:	9300      	str	r3, [sp, #0]
 8007910:	4603      	mov	r3, r0
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f001 fb51 	bl	8008fba <USBH_BulkSendData>
 8007918:	e00c      	b.n	8007934 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8007922:	b29a      	uxth	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	7b58      	ldrb	r0, [r3, #13]
 8007928:	2301      	movs	r3, #1
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	4603      	mov	r3, r0
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f001 fb43 	bl	8008fba <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2202      	movs	r2, #2
 8007938:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800793c:	e03b      	b.n	80079b6 <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	7b5b      	ldrb	r3, [r3, #13]
 8007942:	4619      	mov	r1, r3
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f001 fe65 	bl	8009614 <USBH_LL_GetURBState>
 800794a:	4603      	mov	r3, r0
 800794c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800794e:	7afb      	ldrb	r3, [r7, #11]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d128      	bne.n	80079a6 <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	8b12      	ldrh	r2, [r2, #24]
 800795c:	4293      	cmp	r3, r2
 800795e:	d90e      	bls.n	800797e <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	8b12      	ldrh	r2, [r2, #24]
 8007968:	1a9a      	subs	r2, r3, r2
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	68fa      	ldr	r2, [r7, #12]
 8007974:	8b12      	ldrh	r2, [r2, #24]
 8007976:	441a      	add	r2, r3
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	61da      	str	r2, [r3, #28]
 800797c:	e002      	b.n	8007984 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007988:	2b00      	cmp	r3, #0
 800798a:	d004      	beq.n	8007996 <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007994:	e00e      	b.n	80079b4 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f868 	bl	8007a74 <USBH_CDC_TransmitCallback>
      break;
 80079a4:	e006      	b.n	80079b4 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 80079a6:	7afb      	ldrb	r3, [r7, #11]
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d103      	bne.n	80079b4 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80079b4:	bf00      	nop
  }
}
 80079b6:	bf00      	nop
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b086      	sub	sp, #24
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80079cc:	69db      	ldr	r3, [r3, #28]
 80079ce:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80079d0:	2300      	movs	r3, #0
 80079d2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80079da:	2b03      	cmp	r3, #3
 80079dc:	d002      	beq.n	80079e4 <CDC_ProcessReception+0x26>
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d00e      	beq.n	8007a00 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80079e2:	e043      	b.n	8007a6c <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	6a19      	ldr	r1, [r3, #32]
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	8b5a      	ldrh	r2, [r3, #26]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	7b1b      	ldrb	r3, [r3, #12]
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f001 fb07 	bl	8009004 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2204      	movs	r2, #4
 80079fa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80079fe:	e035      	b.n	8007a6c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	7b1b      	ldrb	r3, [r3, #12]
 8007a04:	4619      	mov	r1, r3
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f001 fe04 	bl	8009614 <USBH_LL_GetURBState>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007a10:	7cfb      	ldrb	r3, [r7, #19]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d129      	bne.n	8007a6a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	7b1b      	ldrb	r3, [r3, #12]
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 fd67 	bl	80094f0 <USBH_LL_GetLastXferSize>
 8007a22:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d016      	beq.n	8007a5c <CDC_ProcessReception+0x9e>
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	8b5b      	ldrh	r3, [r3, #26]
 8007a32:	461a      	mov	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d910      	bls.n	8007a5c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	1ad2      	subs	r2, r2, r3
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	6a1a      	ldr	r2, [r3, #32]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	441a      	add	r2, r3
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	2203      	movs	r2, #3
 8007a56:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8007a5a:	e006      	b.n	8007a6a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f80f 	bl	8007a88 <USBH_CDC_ReceiveCallback>
      break;
 8007a6a:	bf00      	nop
  }
}
 8007a6c:	bf00      	nop
 8007a6e:	3718      	adds	r7, #24
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	4613      	mov	r3, r2
 8007abc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d101      	bne.n	8007ac8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	e029      	b.n	8007b1c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	79fa      	ldrb	r2, [r7, #7]
 8007acc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f000 f81f 	bl	8007b24 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d003      	beq.n	8007b14 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f001 fc39 	bl	800938c <USBH_LL_Init>

  return USBH_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007b30:	2300      	movs	r3, #0
 8007b32:	60fb      	str	r3, [r7, #12]
 8007b34:	e009      	b.n	8007b4a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	33e0      	adds	r3, #224	; 0xe0
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	4413      	add	r3, r2
 8007b40:	2200      	movs	r2, #0
 8007b42:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	3301      	adds	r3, #1
 8007b48:	60fb      	str	r3, [r7, #12]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2b0e      	cmp	r3, #14
 8007b4e:	d9f2      	bls.n	8007b36 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	e009      	b.n	8007b6a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007b60:	2200      	movs	r2, #0
 8007b62:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3301      	adds	r3, #1
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b70:	d3f1      	bcc.n	8007b56 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2240      	movs	r2, #64	; 0x40
 8007b96:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3714      	adds	r7, #20
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d016      	beq.n	8007c0e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10e      	bne.n	8007c08 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007bf0:	1c59      	adds	r1, r3, #1
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	33de      	adds	r3, #222	; 0xde
 8007bfc:	6839      	ldr	r1, [r7, #0]
 8007bfe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007c02:	2300      	movs	r3, #0
 8007c04:	73fb      	strb	r3, [r7, #15]
 8007c06:	e004      	b.n	8007c12 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007c08:	2302      	movs	r3, #2
 8007c0a:	73fb      	strb	r3, [r7, #15]
 8007c0c:	e001      	b.n	8007c12 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007c0e:	2302      	movs	r3, #2
 8007c10:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8007c36:	78fa      	ldrb	r2, [r7, #3]
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d204      	bcs.n	8007c46 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	78fa      	ldrb	r2, [r7, #3]
 8007c40:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8007c44:	e001      	b.n	8007c4a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007c46:	2302      	movs	r3, #2
 8007c48:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b087      	sub	sp, #28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	4608      	mov	r0, r1
 8007c62:	4611      	mov	r1, r2
 8007c64:	461a      	mov	r2, r3
 8007c66:	4603      	mov	r3, r0
 8007c68:	70fb      	strb	r3, [r7, #3]
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	70bb      	strb	r3, [r7, #2]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8007c76:	2300      	movs	r3, #0
 8007c78:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007c80:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007c82:	e025      	b.n	8007cd0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007c84:	7dfb      	ldrb	r3, [r7, #23]
 8007c86:	221a      	movs	r2, #26
 8007c88:	fb02 f303 	mul.w	r3, r2, r3
 8007c8c:	3308      	adds	r3, #8
 8007c8e:	68fa      	ldr	r2, [r7, #12]
 8007c90:	4413      	add	r3, r2
 8007c92:	3302      	adds	r3, #2
 8007c94:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	795b      	ldrb	r3, [r3, #5]
 8007c9a:	78fa      	ldrb	r2, [r7, #3]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d002      	beq.n	8007ca6 <USBH_FindInterface+0x4e>
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	2bff      	cmp	r3, #255	; 0xff
 8007ca4:	d111      	bne.n	8007cca <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007caa:	78ba      	ldrb	r2, [r7, #2]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d002      	beq.n	8007cb6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007cb0:	78bb      	ldrb	r3, [r7, #2]
 8007cb2:	2bff      	cmp	r3, #255	; 0xff
 8007cb4:	d109      	bne.n	8007cca <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007cba:	787a      	ldrb	r2, [r7, #1]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d002      	beq.n	8007cc6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007cc0:	787b      	ldrb	r3, [r7, #1]
 8007cc2:	2bff      	cmp	r3, #255	; 0xff
 8007cc4:	d101      	bne.n	8007cca <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007cc6:	7dfb      	ldrb	r3, [r7, #23]
 8007cc8:	e006      	b.n	8007cd8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007cca:	7dfb      	ldrb	r3, [r7, #23]
 8007ccc:	3301      	adds	r3, #1
 8007cce:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007cd0:	7dfb      	ldrb	r3, [r7, #23]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d9d6      	bls.n	8007c84 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007cd6:	23ff      	movs	r3, #255	; 0xff
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	371c      	adds	r7, #28
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f001 fb89 	bl	8009404 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f001 fca0 	bl	800963a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007cfa:	2300      	movs	r3, #0
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3708      	adds	r7, #8
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b088      	sub	sp, #32
 8007d08:	af04      	add	r7, sp, #16
 8007d0a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007d10:	2300      	movs	r3, #0
 8007d12:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d102      	bne.n	8007d26 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2203      	movs	r2, #3
 8007d24:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	2b0b      	cmp	r3, #11
 8007d2e:	f200 81b3 	bhi.w	8008098 <USBH_Process+0x394>
 8007d32:	a201      	add	r2, pc, #4	; (adr r2, 8007d38 <USBH_Process+0x34>)
 8007d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d38:	08007d69 	.word	0x08007d69
 8007d3c:	08007d9b 	.word	0x08007d9b
 8007d40:	08007e03 	.word	0x08007e03
 8007d44:	08008033 	.word	0x08008033
 8007d48:	08008099 	.word	0x08008099
 8007d4c:	08007ea7 	.word	0x08007ea7
 8007d50:	08007fd9 	.word	0x08007fd9
 8007d54:	08007edd 	.word	0x08007edd
 8007d58:	08007efd 	.word	0x08007efd
 8007d5c:	08007f1d 	.word	0x08007f1d
 8007d60:	08007f4b 	.word	0x08007f4b
 8007d64:	0800801b 	.word	0x0800801b
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f000 8193 	beq.w	800809c <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007d7c:	20c8      	movs	r0, #200	; 0xc8
 8007d7e:	f001 fca6 	bl	80096ce <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f001 fb99 	bl	80094ba <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007d98:	e180      	b.n	800809c <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d107      	bne.n	8007db4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007db2:	e182      	b.n	80080ba <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007dba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007dbe:	d914      	bls.n	8007dea <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	b2da      	uxtb	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007dd6:	2b03      	cmp	r3, #3
 8007dd8:	d903      	bls.n	8007de2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	220d      	movs	r2, #13
 8007dde:	701a      	strb	r2, [r3, #0]
      break;
 8007de0:	e16b      	b.n	80080ba <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	701a      	strb	r2, [r3, #0]
      break;
 8007de8:	e167      	b.n	80080ba <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007df0:	f103 020a 	add.w	r2, r3, #10
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8007dfa:	200a      	movs	r0, #10
 8007dfc:	f001 fc67 	bl	80096ce <USBH_Delay>
      break;
 8007e00:	e15b      	b.n	80080ba <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d005      	beq.n	8007e18 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007e12:	2104      	movs	r1, #4
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007e18:	2064      	movs	r0, #100	; 0x64
 8007e1a:	f001 fc58 	bl	80096ce <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f001 fb26 	bl	8009470 <USBH_LL_GetSpeed>
 8007e24:	4603      	mov	r3, r0
 8007e26:	461a      	mov	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2205      	movs	r2, #5
 8007e32:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007e34:	2100      	movs	r1, #0
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f001 f931 	bl	800909e <USBH_AllocPipe>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	461a      	mov	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007e44:	2180      	movs	r1, #128	; 0x80
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f001 f929 	bl	800909e <USBH_AllocPipe>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	461a      	mov	r2, r3
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	7919      	ldrb	r1, [r3, #4]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007e68:	b292      	uxth	r2, r2
 8007e6a:	9202      	str	r2, [sp, #8]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	9201      	str	r2, [sp, #4]
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	4603      	mov	r3, r0
 8007e74:	2280      	movs	r2, #128	; 0x80
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f001 f8e2 	bl	8009040 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	7959      	ldrb	r1, [r3, #5]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007e90:	b292      	uxth	r2, r2
 8007e92:	9202      	str	r2, [sp, #8]
 8007e94:	2200      	movs	r2, #0
 8007e96:	9201      	str	r2, [sp, #4]
 8007e98:	9300      	str	r3, [sp, #0]
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f001 f8ce 	bl	8009040 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007ea4:	e109      	b.n	80080ba <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 f90c 	bl	80080c4 <USBH_HandleEnum>
 8007eac:	4603      	mov	r3, r0
 8007eae:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007eb0:	7bbb      	ldrb	r3, [r7, #14]
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f040 80f3 	bne.w	80080a0 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d103      	bne.n	8007ed4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2208      	movs	r2, #8
 8007ed0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007ed2:	e0e5      	b.n	80080a0 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2207      	movs	r2, #7
 8007ed8:	701a      	strb	r2, [r3, #0]
      break;
 8007eda:	e0e1      	b.n	80080a0 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f000 80de 	beq.w	80080a4 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007eee:	2101      	movs	r1, #1
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2208      	movs	r2, #8
 8007ef8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007efa:	e0d3      	b.n	80080a4 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	4619      	mov	r1, r3
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 fc20 	bl	800874c <USBH_SetCfg>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	f040 80ca 	bne.w	80080a8 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2209      	movs	r2, #9
 8007f18:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007f1a:	e0c5      	b.n	80080a8 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00b      	beq.n	8007f42 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 fc30 	bl	8008792 <USBH_SetFeature>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f040 80b9 	bne.w	80080ac <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	220a      	movs	r2, #10
 8007f3e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007f40:	e0b4      	b.n	80080ac <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	220a      	movs	r2, #10
 8007f46:	701a      	strb	r2, [r3, #0]
      break;
 8007f48:	e0b0      	b.n	80080ac <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f000 80ad 	beq.w	80080b0 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007f5e:	2300      	movs	r3, #0
 8007f60:	73fb      	strb	r3, [r7, #15]
 8007f62:	e016      	b.n	8007f92 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007f64:	7bfa      	ldrb	r2, [r7, #15]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	32de      	adds	r2, #222	; 0xde
 8007f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f6e:	791a      	ldrb	r2, [r3, #4]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d108      	bne.n	8007f8c <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007f7a:	7bfa      	ldrb	r2, [r7, #15]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	32de      	adds	r2, #222	; 0xde
 8007f80:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007f8a:	e005      	b.n	8007f98 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007f8c:	7bfb      	ldrb	r3, [r7, #15]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	73fb      	strb	r3, [r7, #15]
 8007f92:	7bfb      	ldrb	r3, [r7, #15]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d0e5      	beq.n	8007f64 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d016      	beq.n	8007fd0 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	4798      	blx	r3
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d109      	bne.n	8007fc8 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2206      	movs	r2, #6
 8007fb8:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007fc0:	2103      	movs	r1, #3
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007fc6:	e073      	b.n	80080b0 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	220d      	movs	r2, #13
 8007fcc:	701a      	strb	r2, [r3, #0]
      break;
 8007fce:	e06f      	b.n	80080b0 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	220d      	movs	r2, #13
 8007fd4:	701a      	strb	r2, [r3, #0]
      break;
 8007fd6:	e06b      	b.n	80080b0 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d017      	beq.n	8008012 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	4798      	blx	r3
 8007fee:	4603      	mov	r3, r0
 8007ff0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007ff2:	7bbb      	ldrb	r3, [r7, #14]
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d103      	bne.n	8008002 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	220b      	movs	r2, #11
 8007ffe:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8008000:	e058      	b.n	80080b4 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8008002:	7bbb      	ldrb	r3, [r7, #14]
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b02      	cmp	r3, #2
 8008008:	d154      	bne.n	80080b4 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	220d      	movs	r2, #13
 800800e:	701a      	strb	r2, [r3, #0]
      break;
 8008010:	e050      	b.n	80080b4 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	220d      	movs	r2, #13
 8008016:	701a      	strb	r2, [r3, #0]
      break;
 8008018:	e04c      	b.n	80080b4 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008020:	2b00      	cmp	r3, #0
 8008022:	d049      	beq.n	80080b8 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800802a:	695b      	ldr	r3, [r3, #20]
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	4798      	blx	r3
      }
      break;
 8008030:	e042      	b.n	80080b8 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7ff fd72 	bl	8007b24 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d009      	beq.n	800805e <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800806e:	2105      	movs	r1, #5
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b01      	cmp	r3, #1
 800807e:	d107      	bne.n	8008090 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f7ff fe2b 	bl	8007ce4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800808e:	e014      	b.n	80080ba <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f001 f9b7 	bl	8009404 <USBH_LL_Start>
      break;
 8008096:	e010      	b.n	80080ba <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008098:	bf00      	nop
 800809a:	e00e      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 800809c:	bf00      	nop
 800809e:	e00c      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 80080a0:	bf00      	nop
 80080a2:	e00a      	b.n	80080ba <USBH_Process+0x3b6>
    break;
 80080a4:	bf00      	nop
 80080a6:	e008      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 80080a8:	bf00      	nop
 80080aa:	e006      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 80080ac:	bf00      	nop
 80080ae:	e004      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 80080b0:	bf00      	nop
 80080b2:	e002      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 80080b4:	bf00      	nop
 80080b6:	e000      	b.n	80080ba <USBH_Process+0x3b6>
      break;
 80080b8:	bf00      	nop
  }
  return USBH_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af04      	add	r7, sp, #16
 80080ca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80080cc:	2301      	movs	r3, #1
 80080ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80080d0:	2301      	movs	r3, #1
 80080d2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	785b      	ldrb	r3, [r3, #1]
 80080d8:	2b07      	cmp	r3, #7
 80080da:	f200 81c1 	bhi.w	8008460 <USBH_HandleEnum+0x39c>
 80080de:	a201      	add	r2, pc, #4	; (adr r2, 80080e4 <USBH_HandleEnum+0x20>)
 80080e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e4:	08008105 	.word	0x08008105
 80080e8:	080081c3 	.word	0x080081c3
 80080ec:	0800822d 	.word	0x0800822d
 80080f0:	080082bb 	.word	0x080082bb
 80080f4:	08008325 	.word	0x08008325
 80080f8:	08008395 	.word	0x08008395
 80080fc:	080083db 	.word	0x080083db
 8008100:	08008421 	.word	0x08008421
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008104:	2108      	movs	r1, #8
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 fa50 	bl	80085ac <USBH_Get_DevDesc>
 800810c:	4603      	mov	r3, r0
 800810e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008110:	7bbb      	ldrb	r3, [r7, #14]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d130      	bne.n	8008178 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	7919      	ldrb	r1, [r3, #4]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800813a:	b292      	uxth	r2, r2
 800813c:	9202      	str	r2, [sp, #8]
 800813e:	2200      	movs	r2, #0
 8008140:	9201      	str	r2, [sp, #4]
 8008142:	9300      	str	r3, [sp, #0]
 8008144:	4603      	mov	r3, r0
 8008146:	2280      	movs	r2, #128	; 0x80
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 ff79 	bl	8009040 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	7959      	ldrb	r1, [r3, #5]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008162:	b292      	uxth	r2, r2
 8008164:	9202      	str	r2, [sp, #8]
 8008166:	2200      	movs	r2, #0
 8008168:	9201      	str	r2, [sp, #4]
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	4603      	mov	r3, r0
 800816e:	2200      	movs	r2, #0
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 ff65 	bl	8009040 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008176:	e175      	b.n	8008464 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008178:	7bbb      	ldrb	r3, [r7, #14]
 800817a:	2b03      	cmp	r3, #3
 800817c:	f040 8172 	bne.w	8008464 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008186:	3301      	adds	r3, #1
 8008188:	b2da      	uxtb	r2, r3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008196:	2b03      	cmp	r3, #3
 8008198:	d903      	bls.n	80081a2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	220d      	movs	r2, #13
 800819e:	701a      	strb	r2, [r3, #0]
      break;
 80081a0:	e160      	b.n	8008464 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	795b      	ldrb	r3, [r3, #5]
 80081a6:	4619      	mov	r1, r3
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 ff99 	bl	80090e0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	791b      	ldrb	r3, [r3, #4]
 80081b2:	4619      	mov	r1, r3
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 ff93 	bl	80090e0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	701a      	strb	r2, [r3, #0]
      break;
 80081c0:	e150      	b.n	8008464 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80081c2:	2112      	movs	r1, #18
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 f9f1 	bl	80085ac <USBH_Get_DevDesc>
 80081ca:	4603      	mov	r3, r0
 80081cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80081ce:	7bbb      	ldrb	r3, [r7, #14]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d103      	bne.n	80081dc <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2202      	movs	r2, #2
 80081d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80081da:	e145      	b.n	8008468 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80081dc:	7bbb      	ldrb	r3, [r7, #14]
 80081de:	2b03      	cmp	r3, #3
 80081e0:	f040 8142 	bne.w	8008468 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80081ea:	3301      	adds	r3, #1
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80081fa:	2b03      	cmp	r3, #3
 80081fc:	d903      	bls.n	8008206 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	220d      	movs	r2, #13
 8008202:	701a      	strb	r2, [r3, #0]
      break;
 8008204:	e130      	b.n	8008468 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	795b      	ldrb	r3, [r3, #5]
 800820a:	4619      	mov	r1, r3
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 ff67 	bl	80090e0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	791b      	ldrb	r3, [r3, #4]
 8008216:	4619      	mov	r1, r3
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 ff61 	bl	80090e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	701a      	strb	r2, [r3, #0]
      break;
 800822a:	e11d      	b.n	8008468 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800822c:	2101      	movs	r1, #1
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 fa68 	bl	8008704 <USBH_SetAddress>
 8008234:	4603      	mov	r3, r0
 8008236:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008238:	7bbb      	ldrb	r3, [r7, #14]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d132      	bne.n	80082a4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800823e:	2002      	movs	r0, #2
 8008240:	f001 fa45 	bl	80096ce <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2203      	movs	r2, #3
 8008250:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	7919      	ldrb	r1, [r3, #4]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008266:	b292      	uxth	r2, r2
 8008268:	9202      	str	r2, [sp, #8]
 800826a:	2200      	movs	r2, #0
 800826c:	9201      	str	r2, [sp, #4]
 800826e:	9300      	str	r3, [sp, #0]
 8008270:	4603      	mov	r3, r0
 8008272:	2280      	movs	r2, #128	; 0x80
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 fee3 	bl	8009040 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	7959      	ldrb	r1, [r3, #5]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800828e:	b292      	uxth	r2, r2
 8008290:	9202      	str	r2, [sp, #8]
 8008292:	2200      	movs	r2, #0
 8008294:	9201      	str	r2, [sp, #4]
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	4603      	mov	r3, r0
 800829a:	2200      	movs	r2, #0
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fecf 	bl	8009040 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80082a2:	e0e3      	b.n	800846c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80082a4:	7bbb      	ldrb	r3, [r7, #14]
 80082a6:	2b03      	cmp	r3, #3
 80082a8:	f040 80e0 	bne.w	800846c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	220d      	movs	r2, #13
 80082b0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	705a      	strb	r2, [r3, #1]
      break;
 80082b8:	e0d8      	b.n	800846c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80082ba:	2109      	movs	r1, #9
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 f99d 	bl	80085fc <USBH_Get_CfgDesc>
 80082c2:	4603      	mov	r3, r0
 80082c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80082c6:	7bbb      	ldrb	r3, [r7, #14]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d103      	bne.n	80082d4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2204      	movs	r2, #4
 80082d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80082d2:	e0cd      	b.n	8008470 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80082d4:	7bbb      	ldrb	r3, [r7, #14]
 80082d6:	2b03      	cmp	r3, #3
 80082d8:	f040 80ca 	bne.w	8008470 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80082e2:	3301      	adds	r3, #1
 80082e4:	b2da      	uxtb	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80082f2:	2b03      	cmp	r3, #3
 80082f4:	d903      	bls.n	80082fe <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	220d      	movs	r2, #13
 80082fa:	701a      	strb	r2, [r3, #0]
      break;
 80082fc:	e0b8      	b.n	8008470 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	795b      	ldrb	r3, [r3, #5]
 8008302:	4619      	mov	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 feeb 	bl	80090e0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	791b      	ldrb	r3, [r3, #4]
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fee5 	bl	80090e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2200      	movs	r2, #0
 8008320:	701a      	strb	r2, [r3, #0]
      break;
 8008322:	e0a5      	b.n	8008470 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800832a:	4619      	mov	r1, r3
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f965 	bl	80085fc <USBH_Get_CfgDesc>
 8008332:	4603      	mov	r3, r0
 8008334:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008336:	7bbb      	ldrb	r3, [r7, #14]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d103      	bne.n	8008344 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2205      	movs	r2, #5
 8008340:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008342:	e097      	b.n	8008474 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008344:	7bbb      	ldrb	r3, [r7, #14]
 8008346:	2b03      	cmp	r3, #3
 8008348:	f040 8094 	bne.w	8008474 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008352:	3301      	adds	r3, #1
 8008354:	b2da      	uxtb	r2, r3
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008362:	2b03      	cmp	r3, #3
 8008364:	d903      	bls.n	800836e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	220d      	movs	r2, #13
 800836a:	701a      	strb	r2, [r3, #0]
      break;
 800836c:	e082      	b.n	8008474 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	795b      	ldrb	r3, [r3, #5]
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 feb3 	bl	80090e0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	791b      	ldrb	r3, [r3, #4]
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fead 	bl	80090e0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	701a      	strb	r2, [r3, #0]
      break;
 8008392:	e06f      	b.n	8008474 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800839a:	2b00      	cmp	r3, #0
 800839c:	d019      	beq.n	80083d2 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80083aa:	23ff      	movs	r3, #255	; 0xff
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f000 f949 	bl	8008644 <USBH_Get_StringDesc>
 80083b2:	4603      	mov	r3, r0
 80083b4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80083b6:	7bbb      	ldrb	r3, [r7, #14]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d103      	bne.n	80083c4 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2206      	movs	r2, #6
 80083c0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80083c2:	e059      	b.n	8008478 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80083c4:	7bbb      	ldrb	r3, [r7, #14]
 80083c6:	2b03      	cmp	r3, #3
 80083c8:	d156      	bne.n	8008478 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2206      	movs	r2, #6
 80083ce:	705a      	strb	r2, [r3, #1]
      break;
 80083d0:	e052      	b.n	8008478 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2206      	movs	r2, #6
 80083d6:	705a      	strb	r2, [r3, #1]
      break;
 80083d8:	e04e      	b.n	8008478 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d019      	beq.n	8008418 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80083f0:	23ff      	movs	r3, #255	; 0xff
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f926 	bl	8008644 <USBH_Get_StringDesc>
 80083f8:	4603      	mov	r3, r0
 80083fa:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80083fc:	7bbb      	ldrb	r3, [r7, #14]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d103      	bne.n	800840a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2207      	movs	r2, #7
 8008406:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8008408:	e038      	b.n	800847c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800840a:	7bbb      	ldrb	r3, [r7, #14]
 800840c:	2b03      	cmp	r3, #3
 800840e:	d135      	bne.n	800847c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2207      	movs	r2, #7
 8008414:	705a      	strb	r2, [r3, #1]
      break;
 8008416:	e031      	b.n	800847c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2207      	movs	r2, #7
 800841c:	705a      	strb	r2, [r3, #1]
      break;
 800841e:	e02d      	b.n	800847c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008426:	2b00      	cmp	r3, #0
 8008428:	d017      	beq.n	800845a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008436:	23ff      	movs	r3, #255	; 0xff
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f903 	bl	8008644 <USBH_Get_StringDesc>
 800843e:	4603      	mov	r3, r0
 8008440:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008442:	7bbb      	ldrb	r3, [r7, #14]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d102      	bne.n	800844e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008448:	2300      	movs	r3, #0
 800844a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800844c:	e018      	b.n	8008480 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800844e:	7bbb      	ldrb	r3, [r7, #14]
 8008450:	2b03      	cmp	r3, #3
 8008452:	d115      	bne.n	8008480 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8008454:	2300      	movs	r3, #0
 8008456:	73fb      	strb	r3, [r7, #15]
      break;
 8008458:	e012      	b.n	8008480 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	73fb      	strb	r3, [r7, #15]
      break;
 800845e:	e00f      	b.n	8008480 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8008460:	bf00      	nop
 8008462:	e00e      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 8008464:	bf00      	nop
 8008466:	e00c      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 8008468:	bf00      	nop
 800846a:	e00a      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 800846c:	bf00      	nop
 800846e:	e008      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 8008470:	bf00      	nop
 8008472:	e006      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 8008474:	bf00      	nop
 8008476:	e004      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 8008478:	bf00      	nop
 800847a:	e002      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 800847c:	bf00      	nop
 800847e:	e000      	b.n	8008482 <USBH_HandleEnum+0x3be>
      break;
 8008480:	bf00      	nop
  }
  return Status;
 8008482:	7bfb      	ldrb	r3, [r7, #15]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3710      	adds	r7, #16
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	683a      	ldr	r2, [r7, #0]
 800849a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800849e:	bf00      	nop
 80084a0:	370c      	adds	r7, #12
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr

080084aa <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b082      	sub	sp, #8
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80084b8:	1c5a      	adds	r2, r3, #1
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 f804 	bl	80084ce <USBH_HandleSof>
}
 80084c6:	bf00      	nop
 80084c8:	3708      	adds	r7, #8
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80084ce:	b580      	push	{r7, lr}
 80084d0:	b082      	sub	sp, #8
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b0b      	cmp	r3, #11
 80084de:	d10a      	bne.n	80084f6 <USBH_HandleSof+0x28>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d005      	beq.n	80084f6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80084f0:	699b      	ldr	r3, [r3, #24]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	4798      	blx	r3
  }
}
 80084f6:	bf00      	nop
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}

080084fe <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80084fe:	b480      	push	{r7}
 8008500:	b083      	sub	sp, #12
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800850e:	bf00      	nop
}
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800851a:	b480      	push	{r7}
 800851c:	b083      	sub	sp, #12
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800852a:	bf00      	nop
}
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr

08008536 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008536:	b480      	push	{r7}
 8008538:	b083      	sub	sp, #12
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2201      	movs	r2, #1
 8008542:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b082      	sub	sp, #8
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 ff58 	bl	800943a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	791b      	ldrb	r3, [r3, #4]
 800858e:	4619      	mov	r1, r3
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 fda5 	bl	80090e0 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	795b      	ldrb	r3, [r3, #5]
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 fd9f 	bl	80090e0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3708      	adds	r7, #8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af02      	add	r7, sp, #8
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	460b      	mov	r3, r1
 80085b6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80085be:	78fb      	ldrb	r3, [r7, #3]
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	9300      	str	r3, [sp, #0]
 80085c4:	4613      	mov	r3, r2
 80085c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80085ca:	2100      	movs	r1, #0
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f864 	bl	800869a <USBH_GetDescriptor>
 80085d2:	4603      	mov	r3, r0
 80085d4:	73fb      	strb	r3, [r7, #15]
 80085d6:	7bfb      	ldrb	r3, [r7, #15]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d10a      	bne.n	80085f2 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f203 3026 	addw	r0, r3, #806	; 0x326
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80085e8:	78fa      	ldrb	r2, [r7, #3]
 80085ea:	b292      	uxth	r2, r2
 80085ec:	4619      	mov	r1, r3
 80085ee:	f000 f918 	bl	8008822 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80085f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b086      	sub	sp, #24
 8008600:	af02      	add	r7, sp, #8
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	460b      	mov	r3, r1
 8008606:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	331c      	adds	r3, #28
 800860c:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800860e:	887b      	ldrh	r3, [r7, #2]
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008618:	2100      	movs	r1, #0
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f83d 	bl	800869a <USBH_GetDescriptor>
 8008620:	4603      	mov	r3, r0
 8008622:	72fb      	strb	r3, [r7, #11]
 8008624:	7afb      	ldrb	r3, [r7, #11]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d107      	bne.n	800863a <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008630:	887a      	ldrh	r2, [r7, #2]
 8008632:	68f9      	ldr	r1, [r7, #12]
 8008634:	4618      	mov	r0, r3
 8008636:	f000 f964 	bl	8008902 <USBH_ParseCfgDesc>
  }

  return status;
 800863a:	7afb      	ldrb	r3, [r7, #11]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b088      	sub	sp, #32
 8008648:	af02      	add	r7, sp, #8
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	607a      	str	r2, [r7, #4]
 800864e:	461a      	mov	r2, r3
 8008650:	460b      	mov	r3, r1
 8008652:	72fb      	strb	r3, [r7, #11]
 8008654:	4613      	mov	r3, r2
 8008656:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8008658:	7afb      	ldrb	r3, [r7, #11]
 800865a:	b29b      	uxth	r3, r3
 800865c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8008660:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8008668:	893b      	ldrh	r3, [r7, #8]
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	460b      	mov	r3, r1
 800866e:	2100      	movs	r1, #0
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f000 f812 	bl	800869a <USBH_GetDescriptor>
 8008676:	4603      	mov	r3, r0
 8008678:	75fb      	strb	r3, [r7, #23]
 800867a:	7dfb      	ldrb	r3, [r7, #23]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d107      	bne.n	8008690 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008686:	893a      	ldrh	r2, [r7, #8]
 8008688:	6879      	ldr	r1, [r7, #4]
 800868a:	4618      	mov	r0, r3
 800868c:	f000 fa37 	bl	8008afe <USBH_ParseStringDesc>
  }

  return status;
 8008690:	7dfb      	ldrb	r3, [r7, #23]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b084      	sub	sp, #16
 800869e:	af00      	add	r7, sp, #0
 80086a0:	60f8      	str	r0, [r7, #12]
 80086a2:	607b      	str	r3, [r7, #4]
 80086a4:	460b      	mov	r3, r1
 80086a6:	72fb      	strb	r3, [r7, #11]
 80086a8:	4613      	mov	r3, r2
 80086aa:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	789b      	ldrb	r3, [r3, #2]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d11c      	bne.n	80086ee <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80086b4:	7afb      	ldrb	r3, [r7, #11]
 80086b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80086ba:	b2da      	uxtb	r2, r3
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2206      	movs	r2, #6
 80086c4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	893a      	ldrh	r2, [r7, #8]
 80086ca:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80086cc:	893b      	ldrh	r3, [r7, #8]
 80086ce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80086d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086d6:	d104      	bne.n	80086e2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f240 4209 	movw	r2, #1033	; 0x409
 80086de:	829a      	strh	r2, [r3, #20]
 80086e0:	e002      	b.n	80086e8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	8b3a      	ldrh	r2, [r7, #24]
 80086ec:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80086ee:	8b3b      	ldrh	r3, [r7, #24]
 80086f0:	461a      	mov	r2, r3
 80086f2:	6879      	ldr	r1, [r7, #4]
 80086f4:	68f8      	ldr	r0, [r7, #12]
 80086f6:	f000 fa50 	bl	8008b9a <USBH_CtlReq>
 80086fa:	4603      	mov	r3, r0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3710      	adds	r7, #16
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b082      	sub	sp, #8
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	460b      	mov	r3, r1
 800870e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	789b      	ldrb	r3, [r3, #2]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d10f      	bne.n	8008738 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2205      	movs	r2, #5
 8008722:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	b29a      	uxth	r2, r3
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8008738:	2200      	movs	r2, #0
 800873a:	2100      	movs	r1, #0
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f000 fa2c 	bl	8008b9a <USBH_CtlReq>
 8008742:	4603      	mov	r3, r0
}
 8008744:	4618      	mov	r0, r3
 8008746:	3708      	adds	r7, #8
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	460b      	mov	r3, r1
 8008756:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	789b      	ldrb	r3, [r3, #2]
 800875c:	2b01      	cmp	r3, #1
 800875e:	d10e      	bne.n	800877e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2209      	movs	r2, #9
 800876a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	887a      	ldrh	r2, [r7, #2]
 8008770:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800877e:	2200      	movs	r2, #0
 8008780:	2100      	movs	r1, #0
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 fa09 	bl	8008b9a <USBH_CtlReq>
 8008788:	4603      	mov	r3, r0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b082      	sub	sp, #8
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
 800879a:	460b      	mov	r3, r1
 800879c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	789b      	ldrb	r3, [r3, #2]
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d10f      	bne.n	80087c6 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2203      	movs	r2, #3
 80087b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80087b2:	78fb      	ldrb	r3, [r7, #3]
 80087b4:	b29a      	uxth	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80087c6:	2200      	movs	r2, #0
 80087c8:	2100      	movs	r1, #0
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f000 f9e5 	bl	8008b9a <USBH_CtlReq>
 80087d0:	4603      	mov	r3, r0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b082      	sub	sp, #8
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	460b      	mov	r3, r1
 80087e4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	789b      	ldrb	r3, [r3, #2]
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d10f      	bne.n	800880e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2202      	movs	r2, #2
 80087f2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008800:	78fb      	ldrb	r3, [r7, #3]
 8008802:	b29a      	uxth	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800880e:	2200      	movs	r2, #0
 8008810:	2100      	movs	r1, #0
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 f9c1 	bl	8008b9a <USBH_CtlReq>
 8008818:	4603      	mov	r3, r0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8008822:	b480      	push	{r7}
 8008824:	b085      	sub	sp, #20
 8008826:	af00      	add	r7, sp, #0
 8008828:	60f8      	str	r0, [r7, #12]
 800882a:	60b9      	str	r1, [r7, #8]
 800882c:	4613      	mov	r3, r2
 800882e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	781a      	ldrb	r2, [r3, #0]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	785a      	ldrb	r2, [r3, #1]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	3302      	adds	r3, #2
 8008844:	781b      	ldrb	r3, [r3, #0]
 8008846:	b29a      	uxth	r2, r3
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	3303      	adds	r3, #3
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	b29b      	uxth	r3, r3
 8008850:	021b      	lsls	r3, r3, #8
 8008852:	b29b      	uxth	r3, r3
 8008854:	4313      	orrs	r3, r2
 8008856:	b29a      	uxth	r2, r3
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	791a      	ldrb	r2, [r3, #4]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	795a      	ldrb	r2, [r3, #5]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	799a      	ldrb	r2, [r3, #6]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	79da      	ldrb	r2, [r3, #7]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800887c:	88fb      	ldrh	r3, [r7, #6]
 800887e:	2b08      	cmp	r3, #8
 8008880:	d939      	bls.n	80088f6 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	3308      	adds	r3, #8
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	b29a      	uxth	r2, r3
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	3309      	adds	r3, #9
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	b29b      	uxth	r3, r3
 8008892:	021b      	lsls	r3, r3, #8
 8008894:	b29b      	uxth	r3, r3
 8008896:	4313      	orrs	r3, r2
 8008898:	b29a      	uxth	r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	330a      	adds	r3, #10
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	330b      	adds	r3, #11
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	021b      	lsls	r3, r3, #8
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	4313      	orrs	r3, r2
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	330c      	adds	r3, #12
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	330d      	adds	r3, #13
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	021b      	lsls	r3, r3, #8
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	4313      	orrs	r3, r2
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	7b9a      	ldrb	r2, [r3, #14]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	7bda      	ldrb	r2, [r3, #15]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	7c1a      	ldrb	r2, [r3, #16]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	7c5a      	ldrb	r2, [r3, #17]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	745a      	strb	r2, [r3, #17]
  }
}
 80088f6:	bf00      	nop
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b08a      	sub	sp, #40	; 0x28
 8008906:	af00      	add	r7, sp, #0
 8008908:	60f8      	str	r0, [r7, #12]
 800890a:	60b9      	str	r1, [r7, #8]
 800890c:	4613      	mov	r3, r2
 800890e:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008914:	2300      	movs	r3, #0
 8008916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800891a:	2300      	movs	r3, #0
 800891c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	781a      	ldrb	r2, [r3, #0]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	785a      	ldrb	r2, [r3, #1]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	3302      	adds	r3, #2
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	b29a      	uxth	r2, r3
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	3303      	adds	r3, #3
 8008940:	781b      	ldrb	r3, [r3, #0]
 8008942:	b29b      	uxth	r3, r3
 8008944:	021b      	lsls	r3, r3, #8
 8008946:	b29b      	uxth	r3, r3
 8008948:	4313      	orrs	r3, r2
 800894a:	b29a      	uxth	r2, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	791a      	ldrb	r2, [r3, #4]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	795a      	ldrb	r2, [r3, #5]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	799a      	ldrb	r2, [r3, #6]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	79da      	ldrb	r2, [r3, #7]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	7a1a      	ldrb	r2, [r3, #8]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008978:	88fb      	ldrh	r3, [r7, #6]
 800897a:	2b09      	cmp	r3, #9
 800897c:	d95f      	bls.n	8008a3e <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800897e:	2309      	movs	r3, #9
 8008980:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8008982:	2300      	movs	r3, #0
 8008984:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008986:	e051      	b.n	8008a2c <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008988:	f107 0316 	add.w	r3, r7, #22
 800898c:	4619      	mov	r1, r3
 800898e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008990:	f000 f8e8 	bl	8008b64 <USBH_GetNextDesc>
 8008994:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8008996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008998:	785b      	ldrb	r3, [r3, #1]
 800899a:	2b04      	cmp	r3, #4
 800899c:	d146      	bne.n	8008a2c <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800899e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80089a2:	221a      	movs	r2, #26
 80089a4:	fb02 f303 	mul.w	r3, r2, r3
 80089a8:	3308      	adds	r3, #8
 80089aa:	68fa      	ldr	r2, [r7, #12]
 80089ac:	4413      	add	r3, r2
 80089ae:	3302      	adds	r3, #2
 80089b0:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80089b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089b4:	69f8      	ldr	r0, [r7, #28]
 80089b6:	f000 f846 	bl	8008a46 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80089ba:	2300      	movs	r3, #0
 80089bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80089c0:	2300      	movs	r3, #0
 80089c2:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80089c4:	e022      	b.n	8008a0c <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80089c6:	f107 0316 	add.w	r3, r7, #22
 80089ca:	4619      	mov	r1, r3
 80089cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089ce:	f000 f8c9 	bl	8008b64 <USBH_GetNextDesc>
 80089d2:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80089d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d6:	785b      	ldrb	r3, [r3, #1]
 80089d8:	2b05      	cmp	r3, #5
 80089da:	d117      	bne.n	8008a0c <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80089dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80089e0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80089e4:	3201      	adds	r2, #1
 80089e6:	00d2      	lsls	r2, r2, #3
 80089e8:	211a      	movs	r1, #26
 80089ea:	fb01 f303 	mul.w	r3, r1, r3
 80089ee:	4413      	add	r3, r2
 80089f0:	3308      	adds	r3, #8
 80089f2:	68fa      	ldr	r2, [r7, #12]
 80089f4:	4413      	add	r3, r2
 80089f6:	3304      	adds	r3, #4
 80089f8:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80089fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089fc:	69b8      	ldr	r0, [r7, #24]
 80089fe:	f000 f851 	bl	8008aa4 <USBH_ParseEPDesc>
            ep_ix++;
 8008a02:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8008a06:	3301      	adds	r3, #1
 8008a08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	791b      	ldrb	r3, [r3, #4]
 8008a10:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d204      	bcs.n	8008a22 <USBH_ParseCfgDesc+0x120>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	885a      	ldrh	r2, [r3, #2]
 8008a1c:	8afb      	ldrh	r3, [r7, #22]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d8d1      	bhi.n	80089c6 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8008a22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008a26:	3301      	adds	r3, #1
 8008a28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008a2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d804      	bhi.n	8008a3e <USBH_ParseCfgDesc+0x13c>
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	885a      	ldrh	r2, [r3, #2]
 8008a38:	8afb      	ldrh	r3, [r7, #22]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d8a4      	bhi.n	8008988 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8008a3e:	bf00      	nop
 8008a40:	3728      	adds	r7, #40	; 0x28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}

08008a46 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8008a46:	b480      	push	{r7}
 8008a48:	b083      	sub	sp, #12
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	781a      	ldrb	r2, [r3, #0]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	785a      	ldrb	r2, [r3, #1]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	789a      	ldrb	r2, [r3, #2]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	78da      	ldrb	r2, [r3, #3]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	791a      	ldrb	r2, [r3, #4]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	795a      	ldrb	r2, [r3, #5]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	799a      	ldrb	r2, [r3, #6]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	79da      	ldrb	r2, [r3, #7]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	7a1a      	ldrb	r2, [r3, #8]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	721a      	strb	r2, [r3, #8]
}
 8008a98:	bf00      	nop
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	781a      	ldrb	r2, [r3, #0]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	785a      	ldrb	r2, [r3, #1]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	789a      	ldrb	r2, [r3, #2]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	78da      	ldrb	r2, [r3, #3]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	3304      	adds	r3, #4
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	b29a      	uxth	r2, r3
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	3305      	adds	r3, #5
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	b29b      	uxth	r3, r3
 8008ade:	021b      	lsls	r3, r3, #8
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	b29a      	uxth	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	799a      	ldrb	r2, [r3, #6]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	719a      	strb	r2, [r3, #6]
}
 8008af2:	bf00      	nop
 8008af4:	370c      	adds	r7, #12
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr

08008afe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b087      	sub	sp, #28
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	60f8      	str	r0, [r7, #12]
 8008b06:	60b9      	str	r1, [r7, #8]
 8008b08:	4613      	mov	r3, r2
 8008b0a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	2b03      	cmp	r3, #3
 8008b14:	d120      	bne.n	8008b58 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	1e9a      	subs	r2, r3, #2
 8008b1c:	88fb      	ldrh	r3, [r7, #6]
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	bf28      	it	cs
 8008b22:	4613      	movcs	r3, r2
 8008b24:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	3302      	adds	r3, #2
 8008b2a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	82fb      	strh	r3, [r7, #22]
 8008b30:	e00b      	b.n	8008b4a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008b32:	8afb      	ldrh	r3, [r7, #22]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4413      	add	r3, r2
 8008b38:	781a      	ldrb	r2, [r3, #0]
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	3301      	adds	r3, #1
 8008b42:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008b44:	8afb      	ldrh	r3, [r7, #22]
 8008b46:	3302      	adds	r3, #2
 8008b48:	82fb      	strh	r3, [r7, #22]
 8008b4a:	8afa      	ldrh	r2, [r7, #22]
 8008b4c:	8abb      	ldrh	r3, [r7, #20]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d3ef      	bcc.n	8008b32 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2200      	movs	r2, #0
 8008b56:	701a      	strb	r2, [r3, #0]
  }
}
 8008b58:	bf00      	nop
 8008b5a:	371c      	adds	r7, #28
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	881a      	ldrh	r2, [r3, #0]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	4413      	add	r3, r2
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4413      	add	r3, r2
 8008b8a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3714      	adds	r7, #20
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b086      	sub	sp, #24
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	60f8      	str	r0, [r7, #12]
 8008ba2:	60b9      	str	r1, [r7, #8]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	789b      	ldrb	r3, [r3, #2]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d002      	beq.n	8008bba <USBH_CtlReq+0x20>
 8008bb4:	2b02      	cmp	r3, #2
 8008bb6:	d00f      	beq.n	8008bd8 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008bb8:	e027      	b.n	8008c0a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	68ba      	ldr	r2, [r7, #8]
 8008bbe:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	88fa      	ldrh	r2, [r7, #6]
 8008bc4:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2202      	movs	r2, #2
 8008bd0:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	75fb      	strb	r3, [r7, #23]
      break;
 8008bd6:	e018      	b.n	8008c0a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f000 f81b 	bl	8008c14 <USBH_HandleControl>
 8008bde:	4603      	mov	r3, r0
 8008be0:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008be2:	7dfb      	ldrb	r3, [r7, #23]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d002      	beq.n	8008bee <USBH_CtlReq+0x54>
 8008be8:	7dfb      	ldrb	r3, [r7, #23]
 8008bea:	2b03      	cmp	r3, #3
 8008bec:	d106      	bne.n	8008bfc <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	761a      	strb	r2, [r3, #24]
      break;
 8008bfa:	e005      	b.n	8008c08 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008bfc:	7dfb      	ldrb	r3, [r7, #23]
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d102      	bne.n	8008c08 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2201      	movs	r2, #1
 8008c06:	709a      	strb	r2, [r3, #2]
      break;
 8008c08:	bf00      	nop
  }
  return status;
 8008c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3718      	adds	r7, #24
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af02      	add	r7, sp, #8
 8008c1a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c20:	2300      	movs	r3, #0
 8008c22:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	7e1b      	ldrb	r3, [r3, #24]
 8008c28:	3b01      	subs	r3, #1
 8008c2a:	2b0a      	cmp	r3, #10
 8008c2c:	f200 8158 	bhi.w	8008ee0 <USBH_HandleControl+0x2cc>
 8008c30:	a201      	add	r2, pc, #4	; (adr r2, 8008c38 <USBH_HandleControl+0x24>)
 8008c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c36:	bf00      	nop
 8008c38:	08008c65 	.word	0x08008c65
 8008c3c:	08008c7f 	.word	0x08008c7f
 8008c40:	08008ce9 	.word	0x08008ce9
 8008c44:	08008d0f 	.word	0x08008d0f
 8008c48:	08008d47 	.word	0x08008d47
 8008c4c:	08008d73 	.word	0x08008d73
 8008c50:	08008dc5 	.word	0x08008dc5
 8008c54:	08008de7 	.word	0x08008de7
 8008c58:	08008e23 	.word	0x08008e23
 8008c5c:	08008e4b 	.word	0x08008e4b
 8008c60:	08008e89 	.word	0x08008e89
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f103 0110 	add.w	r1, r3, #16
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	795b      	ldrb	r3, [r3, #5]
 8008c6e:	461a      	mov	r2, r3
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f945 	bl	8008f00 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2202      	movs	r2, #2
 8008c7a:	761a      	strb	r2, [r3, #24]
      break;
 8008c7c:	e13b      	b.n	8008ef6 <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	795b      	ldrb	r3, [r3, #5]
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fcc5 	bl	8009614 <USBH_LL_GetURBState>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008c8e:	7bbb      	ldrb	r3, [r7, #14]
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d11e      	bne.n	8008cd2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	7c1b      	ldrb	r3, [r3, #16]
 8008c98:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008c9c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	8adb      	ldrh	r3, [r3, #22]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d00a      	beq.n	8008cbc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008ca6:	7b7b      	ldrb	r3, [r7, #13]
 8008ca8:	2b80      	cmp	r3, #128	; 0x80
 8008caa:	d103      	bne.n	8008cb4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2203      	movs	r2, #3
 8008cb0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008cb2:	e117      	b.n	8008ee4 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2205      	movs	r2, #5
 8008cb8:	761a      	strb	r2, [r3, #24]
      break;
 8008cba:	e113      	b.n	8008ee4 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 8008cbc:	7b7b      	ldrb	r3, [r7, #13]
 8008cbe:	2b80      	cmp	r3, #128	; 0x80
 8008cc0:	d103      	bne.n	8008cca <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2209      	movs	r2, #9
 8008cc6:	761a      	strb	r2, [r3, #24]
      break;
 8008cc8:	e10c      	b.n	8008ee4 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2207      	movs	r2, #7
 8008cce:	761a      	strb	r2, [r3, #24]
      break;
 8008cd0:	e108      	b.n	8008ee4 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d003      	beq.n	8008ce0 <USBH_HandleControl+0xcc>
 8008cd8:	7bbb      	ldrb	r3, [r7, #14]
 8008cda:	2b02      	cmp	r3, #2
 8008cdc:	f040 8102 	bne.w	8008ee4 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	220b      	movs	r2, #11
 8008ce4:	761a      	strb	r2, [r3, #24]
      break;
 8008ce6:	e0fd      	b.n	8008ee4 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6899      	ldr	r1, [r3, #8]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	899a      	ldrh	r2, [r3, #12]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	791b      	ldrb	r3, [r3, #4]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f93c 	bl	8008f7e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2204      	movs	r2, #4
 8008d0a:	761a      	strb	r2, [r3, #24]
      break;
 8008d0c:	e0f3      	b.n	8008ef6 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	791b      	ldrb	r3, [r3, #4]
 8008d12:	4619      	mov	r1, r3
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 fc7d 	bl	8009614 <USBH_LL_GetURBState>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008d1e:	7bbb      	ldrb	r3, [r7, #14]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d102      	bne.n	8008d2a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2209      	movs	r2, #9
 8008d28:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008d2a:	7bbb      	ldrb	r3, [r7, #14]
 8008d2c:	2b05      	cmp	r3, #5
 8008d2e:	d102      	bne.n	8008d36 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008d30:	2303      	movs	r3, #3
 8008d32:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008d34:	e0d8      	b.n	8008ee8 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008d36:	7bbb      	ldrb	r3, [r7, #14]
 8008d38:	2b04      	cmp	r3, #4
 8008d3a:	f040 80d5 	bne.w	8008ee8 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	220b      	movs	r2, #11
 8008d42:	761a      	strb	r2, [r3, #24]
      break;
 8008d44:	e0d0      	b.n	8008ee8 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6899      	ldr	r1, [r3, #8]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	899a      	ldrh	r2, [r3, #12]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	7958      	ldrb	r0, [r3, #5]
 8008d52:	2301      	movs	r3, #1
 8008d54:	9300      	str	r3, [sp, #0]
 8008d56:	4603      	mov	r3, r0
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 f8eb 	bl	8008f34 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2206      	movs	r2, #6
 8008d6e:	761a      	strb	r2, [r3, #24]
      break;
 8008d70:	e0c1      	b.n	8008ef6 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	795b      	ldrb	r3, [r3, #5]
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 fc4b 	bl	8009614 <USBH_LL_GetURBState>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008d82:	7bbb      	ldrb	r3, [r7, #14]
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d103      	bne.n	8008d90 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2207      	movs	r2, #7
 8008d8c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008d8e:	e0ad      	b.n	8008eec <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 8008d90:	7bbb      	ldrb	r3, [r7, #14]
 8008d92:	2b05      	cmp	r3, #5
 8008d94:	d105      	bne.n	8008da2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	220c      	movs	r2, #12
 8008d9a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008d9c:	2303      	movs	r3, #3
 8008d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008da0:	e0a4      	b.n	8008eec <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008da2:	7bbb      	ldrb	r3, [r7, #14]
 8008da4:	2b02      	cmp	r3, #2
 8008da6:	d103      	bne.n	8008db0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2205      	movs	r2, #5
 8008dac:	761a      	strb	r2, [r3, #24]
      break;
 8008dae:	e09d      	b.n	8008eec <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 8008db0:	7bbb      	ldrb	r3, [r7, #14]
 8008db2:	2b04      	cmp	r3, #4
 8008db4:	f040 809a 	bne.w	8008eec <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	220b      	movs	r2, #11
 8008dbc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008dbe:	2302      	movs	r3, #2
 8008dc0:	73fb      	strb	r3, [r7, #15]
      break;
 8008dc2:	e093      	b.n	8008eec <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	791b      	ldrb	r3, [r3, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	2100      	movs	r1, #0
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f8d6 	bl	8008f7e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2208      	movs	r2, #8
 8008de2:	761a      	strb	r2, [r3, #24]

      break;
 8008de4:	e087      	b.n	8008ef6 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	791b      	ldrb	r3, [r3, #4]
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fc11 	bl	8009614 <USBH_LL_GetURBState>
 8008df2:	4603      	mov	r3, r0
 8008df4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d105      	bne.n	8008e08 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	220d      	movs	r2, #13
 8008e00:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008e02:	2300      	movs	r3, #0
 8008e04:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008e06:	e073      	b.n	8008ef0 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 8008e08:	7bbb      	ldrb	r3, [r7, #14]
 8008e0a:	2b04      	cmp	r3, #4
 8008e0c:	d103      	bne.n	8008e16 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	220b      	movs	r2, #11
 8008e12:	761a      	strb	r2, [r3, #24]
      break;
 8008e14:	e06c      	b.n	8008ef0 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 8008e16:	7bbb      	ldrb	r3, [r7, #14]
 8008e18:	2b05      	cmp	r3, #5
 8008e1a:	d169      	bne.n	8008ef0 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e20:	e066      	b.n	8008ef0 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	795a      	ldrb	r2, [r3, #5]
 8008e26:	2301      	movs	r3, #1
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	4613      	mov	r3, r2
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	2100      	movs	r1, #0
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 f87f 	bl	8008f34 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008e3c:	b29a      	uxth	r2, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	220a      	movs	r2, #10
 8008e46:	761a      	strb	r2, [r3, #24]
      break;
 8008e48:	e055      	b.n	8008ef6 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	795b      	ldrb	r3, [r3, #5]
 8008e4e:	4619      	mov	r1, r3
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 fbdf 	bl	8009614 <USBH_LL_GetURBState>
 8008e56:	4603      	mov	r3, r0
 8008e58:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008e5a:	7bbb      	ldrb	r3, [r7, #14]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d105      	bne.n	8008e6c <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 8008e60:	2300      	movs	r3, #0
 8008e62:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	220d      	movs	r2, #13
 8008e68:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8008e6a:	e043      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008e6c:	7bbb      	ldrb	r3, [r7, #14]
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d103      	bne.n	8008e7a <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2209      	movs	r2, #9
 8008e76:	761a      	strb	r2, [r3, #24]
      break;
 8008e78:	e03c      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 8008e7a:	7bbb      	ldrb	r3, [r7, #14]
 8008e7c:	2b04      	cmp	r3, #4
 8008e7e:	d139      	bne.n	8008ef4 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	220b      	movs	r2, #11
 8008e84:	761a      	strb	r2, [r3, #24]
      break;
 8008e86:	e035      	b.n	8008ef4 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	7e5b      	ldrb	r3, [r3, #25]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	765a      	strb	r2, [r3, #25]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	7e5b      	ldrb	r3, [r3, #25]
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d806      	bhi.n	8008eaa <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008ea8:	e025      	b.n	8008ef6 <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008eb0:	2106      	movs	r1, #6
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	795b      	ldrb	r3, [r3, #5]
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f90c 	bl	80090e0 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	791b      	ldrb	r3, [r3, #4]
 8008ecc:	4619      	mov	r1, r3
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 f906 	bl	80090e0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008eda:	2302      	movs	r3, #2
 8008edc:	73fb      	strb	r3, [r7, #15]
      break;
 8008ede:	e00a      	b.n	8008ef6 <USBH_HandleControl+0x2e2>

    default:
      break;
 8008ee0:	bf00      	nop
 8008ee2:	e008      	b.n	8008ef6 <USBH_HandleControl+0x2e2>
      break;
 8008ee4:	bf00      	nop
 8008ee6:	e006      	b.n	8008ef6 <USBH_HandleControl+0x2e2>
      break;
 8008ee8:	bf00      	nop
 8008eea:	e004      	b.n	8008ef6 <USBH_HandleControl+0x2e2>
      break;
 8008eec:	bf00      	nop
 8008eee:	e002      	b.n	8008ef6 <USBH_HandleControl+0x2e2>
      break;
 8008ef0:	bf00      	nop
 8008ef2:	e000      	b.n	8008ef6 <USBH_HandleControl+0x2e2>
      break;
 8008ef4:	bf00      	nop
  }

  return status;
 8008ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3710      	adds	r7, #16
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b088      	sub	sp, #32
 8008f04:	af04      	add	r7, sp, #16
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008f0e:	79f9      	ldrb	r1, [r7, #7]
 8008f10:	2300      	movs	r3, #0
 8008f12:	9303      	str	r3, [sp, #12]
 8008f14:	2308      	movs	r3, #8
 8008f16:	9302      	str	r3, [sp, #8]
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	9301      	str	r3, [sp, #4]
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	2300      	movs	r3, #0
 8008f22:	2200      	movs	r2, #0
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	f000 fb44 	bl	80095b2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b088      	sub	sp, #32
 8008f38:	af04      	add	r7, sp, #16
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	4611      	mov	r1, r2
 8008f40:	461a      	mov	r2, r3
 8008f42:	460b      	mov	r3, r1
 8008f44:	80fb      	strh	r3, [r7, #6]
 8008f46:	4613      	mov	r3, r2
 8008f48:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d001      	beq.n	8008f58 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008f54:	2300      	movs	r3, #0
 8008f56:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008f58:	7979      	ldrb	r1, [r7, #5]
 8008f5a:	7e3b      	ldrb	r3, [r7, #24]
 8008f5c:	9303      	str	r3, [sp, #12]
 8008f5e:	88fb      	ldrh	r3, [r7, #6]
 8008f60:	9302      	str	r3, [sp, #8]
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	9301      	str	r3, [sp, #4]
 8008f66:	2301      	movs	r3, #1
 8008f68:	9300      	str	r3, [sp, #0]
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f000 fb1f 	bl	80095b2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008f74:	2300      	movs	r3, #0
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3710      	adds	r7, #16
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b088      	sub	sp, #32
 8008f82:	af04      	add	r7, sp, #16
 8008f84:	60f8      	str	r0, [r7, #12]
 8008f86:	60b9      	str	r1, [r7, #8]
 8008f88:	4611      	mov	r1, r2
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	80fb      	strh	r3, [r7, #6]
 8008f90:	4613      	mov	r3, r2
 8008f92:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008f94:	7979      	ldrb	r1, [r7, #5]
 8008f96:	2300      	movs	r3, #0
 8008f98:	9303      	str	r3, [sp, #12]
 8008f9a:	88fb      	ldrh	r3, [r7, #6]
 8008f9c:	9302      	str	r3, [sp, #8]
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	9301      	str	r3, [sp, #4]
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	2201      	movs	r2, #1
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 fb01 	bl	80095b2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8008fb0:	2300      	movs	r3, #0

}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b088      	sub	sp, #32
 8008fbe:	af04      	add	r7, sp, #16
 8008fc0:	60f8      	str	r0, [r7, #12]
 8008fc2:	60b9      	str	r1, [r7, #8]
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	460b      	mov	r3, r1
 8008fca:	80fb      	strh	r3, [r7, #6]
 8008fcc:	4613      	mov	r3, r2
 8008fce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d001      	beq.n	8008fde <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008fde:	7979      	ldrb	r1, [r7, #5]
 8008fe0:	7e3b      	ldrb	r3, [r7, #24]
 8008fe2:	9303      	str	r3, [sp, #12]
 8008fe4:	88fb      	ldrh	r3, [r7, #6]
 8008fe6:	9302      	str	r3, [sp, #8]
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	9301      	str	r3, [sp, #4]
 8008fec:	2301      	movs	r3, #1
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f000 fadc 	bl	80095b2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b088      	sub	sp, #32
 8009008:	af04      	add	r7, sp, #16
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	4611      	mov	r1, r2
 8009010:	461a      	mov	r2, r3
 8009012:	460b      	mov	r3, r1
 8009014:	80fb      	strh	r3, [r7, #6]
 8009016:	4613      	mov	r3, r2
 8009018:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800901a:	7979      	ldrb	r1, [r7, #5]
 800901c:	2300      	movs	r3, #0
 800901e:	9303      	str	r3, [sp, #12]
 8009020:	88fb      	ldrh	r3, [r7, #6]
 8009022:	9302      	str	r3, [sp, #8]
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	9301      	str	r3, [sp, #4]
 8009028:	2301      	movs	r3, #1
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	2302      	movs	r3, #2
 800902e:	2201      	movs	r2, #1
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f000 fabe 	bl	80095b2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b086      	sub	sp, #24
 8009044:	af04      	add	r7, sp, #16
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	4608      	mov	r0, r1
 800904a:	4611      	mov	r1, r2
 800904c:	461a      	mov	r2, r3
 800904e:	4603      	mov	r3, r0
 8009050:	70fb      	strb	r3, [r7, #3]
 8009052:	460b      	mov	r3, r1
 8009054:	70bb      	strb	r3, [r7, #2]
 8009056:	4613      	mov	r3, r2
 8009058:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800905a:	7878      	ldrb	r0, [r7, #1]
 800905c:	78ba      	ldrb	r2, [r7, #2]
 800905e:	78f9      	ldrb	r1, [r7, #3]
 8009060:	8b3b      	ldrh	r3, [r7, #24]
 8009062:	9302      	str	r3, [sp, #8]
 8009064:	7d3b      	ldrb	r3, [r7, #20]
 8009066:	9301      	str	r3, [sp, #4]
 8009068:	7c3b      	ldrb	r3, [r7, #16]
 800906a:	9300      	str	r3, [sp, #0]
 800906c:	4603      	mov	r3, r0
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 fa51 	bl	8009516 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3708      	adds	r7, #8
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b082      	sub	sp, #8
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
 8009086:	460b      	mov	r3, r1
 8009088:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800908a:	78fb      	ldrb	r3, [r7, #3]
 800908c:	4619      	mov	r1, r3
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fa70 	bl	8009574 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800909e:	b580      	push	{r7, lr}
 80090a0:	b084      	sub	sp, #16
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
 80090a6:	460b      	mov	r3, r1
 80090a8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 f836 	bl	800911c <USBH_GetFreePipe>
 80090b0:	4603      	mov	r3, r0
 80090b2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80090b4:	89fb      	ldrh	r3, [r7, #14]
 80090b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d00a      	beq.n	80090d4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80090be:	78fa      	ldrb	r2, [r7, #3]
 80090c0:	89fb      	ldrh	r3, [r7, #14]
 80090c2:	f003 030f 	and.w	r3, r3, #15
 80090c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090ca:	6879      	ldr	r1, [r7, #4]
 80090cc:	33e0      	adds	r3, #224	; 0xe0
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	440b      	add	r3, r1
 80090d2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80090d4:	89fb      	ldrh	r3, [r7, #14]
 80090d6:	b2db      	uxtb	r3, r3
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	460b      	mov	r3, r1
 80090ea:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80090ec:	78fb      	ldrb	r3, [r7, #3]
 80090ee:	2b0a      	cmp	r3, #10
 80090f0:	d80d      	bhi.n	800910e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80090f2:	78fb      	ldrb	r3, [r7, #3]
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	33e0      	adds	r3, #224	; 0xe0
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4413      	add	r3, r2
 80090fc:	685a      	ldr	r2, [r3, #4]
 80090fe:	78fb      	ldrb	r3, [r7, #3]
 8009100:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009104:	6879      	ldr	r1, [r7, #4]
 8009106:	33e0      	adds	r3, #224	; 0xe0
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	440b      	add	r3, r1
 800910c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800910e:	2300      	movs	r3, #0
}
 8009110:	4618      	mov	r0, r3
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr

0800911c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800911c:	b480      	push	{r7}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009124:	2300      	movs	r3, #0
 8009126:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8009128:	2300      	movs	r3, #0
 800912a:	73fb      	strb	r3, [r7, #15]
 800912c:	e00f      	b.n	800914e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800912e:	7bfb      	ldrb	r3, [r7, #15]
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	33e0      	adds	r3, #224	; 0xe0
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	4413      	add	r3, r2
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800913e:	2b00      	cmp	r3, #0
 8009140:	d102      	bne.n	8009148 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009142:	7bfb      	ldrb	r3, [r7, #15]
 8009144:	b29b      	uxth	r3, r3
 8009146:	e007      	b.n	8009158 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8009148:	7bfb      	ldrb	r3, [r7, #15]
 800914a:	3301      	adds	r3, #1
 800914c:	73fb      	strb	r3, [r7, #15]
 800914e:	7bfb      	ldrb	r3, [r7, #15]
 8009150:	2b0a      	cmp	r3, #10
 8009152:	d9ec      	bls.n	800912e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009154:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009158:	4618      	mov	r0, r3
 800915a:	3714      	adds	r7, #20
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009168:	2201      	movs	r2, #1
 800916a:	490e      	ldr	r1, [pc, #56]	; (80091a4 <MX_USB_HOST_Init+0x40>)
 800916c:	480e      	ldr	r0, [pc, #56]	; (80091a8 <MX_USB_HOST_Init+0x44>)
 800916e:	f7fe fc9f 	bl	8007ab0 <USBH_Init>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009178:	f7f8 fac4 	bl	8001704 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800917c:	490b      	ldr	r1, [pc, #44]	; (80091ac <MX_USB_HOST_Init+0x48>)
 800917e:	480a      	ldr	r0, [pc, #40]	; (80091a8 <MX_USB_HOST_Init+0x44>)
 8009180:	f7fe fd24 	bl	8007bcc <USBH_RegisterClass>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d001      	beq.n	800918e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800918a:	f7f8 fabb 	bl	8001704 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800918e:	4806      	ldr	r0, [pc, #24]	; (80091a8 <MX_USB_HOST_Init+0x44>)
 8009190:	f7fe fda8 	bl	8007ce4 <USBH_Start>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d001      	beq.n	800919e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800919a:	f7f8 fab3 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800919e:	bf00      	nop
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	080091c5 	.word	0x080091c5
 80091a8:	20000268 	.word	0x20000268
 80091ac:	2000000c 	.word	0x2000000c

080091b0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80091b4:	4802      	ldr	r0, [pc, #8]	; (80091c0 <MX_USB_HOST_Process+0x10>)
 80091b6:	f7fe fda5 	bl	8007d04 <USBH_Process>
}
 80091ba:	bf00      	nop
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	20000268 	.word	0x20000268

080091c4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	460b      	mov	r3, r1
 80091ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80091d0:	78fb      	ldrb	r3, [r7, #3]
 80091d2:	3b01      	subs	r3, #1
 80091d4:	2b04      	cmp	r3, #4
 80091d6:	d819      	bhi.n	800920c <USBH_UserProcess+0x48>
 80091d8:	a201      	add	r2, pc, #4	; (adr r2, 80091e0 <USBH_UserProcess+0x1c>)
 80091da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091de:	bf00      	nop
 80091e0:	0800920d 	.word	0x0800920d
 80091e4:	080091fd 	.word	0x080091fd
 80091e8:	0800920d 	.word	0x0800920d
 80091ec:	08009205 	.word	0x08009205
 80091f0:	080091f5 	.word	0x080091f5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80091f4:	4b09      	ldr	r3, [pc, #36]	; (800921c <USBH_UserProcess+0x58>)
 80091f6:	2203      	movs	r2, #3
 80091f8:	701a      	strb	r2, [r3, #0]
  break;
 80091fa:	e008      	b.n	800920e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80091fc:	4b07      	ldr	r3, [pc, #28]	; (800921c <USBH_UserProcess+0x58>)
 80091fe:	2202      	movs	r2, #2
 8009200:	701a      	strb	r2, [r3, #0]
  break;
 8009202:	e004      	b.n	800920e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009204:	4b05      	ldr	r3, [pc, #20]	; (800921c <USBH_UserProcess+0x58>)
 8009206:	2201      	movs	r2, #1
 8009208:	701a      	strb	r2, [r3, #0]
  break;
 800920a:	e000      	b.n	800920e <USBH_UserProcess+0x4a>

  default:
  break;
 800920c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800920e:	bf00      	nop
 8009210:	370c      	adds	r7, #12
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
 800921a:	bf00      	nop
 800921c:	200000b8 	.word	0x200000b8

08009220 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b08a      	sub	sp, #40	; 0x28
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009228:	f107 0314 	add.w	r3, r7, #20
 800922c:	2200      	movs	r2, #0
 800922e:	601a      	str	r2, [r3, #0]
 8009230:	605a      	str	r2, [r3, #4]
 8009232:	609a      	str	r2, [r3, #8]
 8009234:	60da      	str	r2, [r3, #12]
 8009236:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009240:	d147      	bne.n	80092d2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009242:	2300      	movs	r3, #0
 8009244:	613b      	str	r3, [r7, #16]
 8009246:	4b25      	ldr	r3, [pc, #148]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 8009248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800924a:	4a24      	ldr	r2, [pc, #144]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 800924c:	f043 0301 	orr.w	r3, r3, #1
 8009250:	6313      	str	r3, [r2, #48]	; 0x30
 8009252:	4b22      	ldr	r3, [pc, #136]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 8009254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	613b      	str	r3, [r7, #16]
 800925c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800925e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009264:	2300      	movs	r3, #0
 8009266:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009268:	2300      	movs	r3, #0
 800926a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800926c:	f107 0314 	add.w	r3, r7, #20
 8009270:	4619      	mov	r1, r3
 8009272:	481b      	ldr	r0, [pc, #108]	; (80092e0 <HAL_HCD_MspInit+0xc0>)
 8009274:	f7f9 fa04 	bl	8002680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009278:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800927c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800927e:	2302      	movs	r3, #2
 8009280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009282:	2300      	movs	r3, #0
 8009284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009286:	2300      	movs	r3, #0
 8009288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800928a:	230a      	movs	r3, #10
 800928c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800928e:	f107 0314 	add.w	r3, r7, #20
 8009292:	4619      	mov	r1, r3
 8009294:	4812      	ldr	r0, [pc, #72]	; (80092e0 <HAL_HCD_MspInit+0xc0>)
 8009296:	f7f9 f9f3 	bl	8002680 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800929a:	4b10      	ldr	r3, [pc, #64]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 800929c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800929e:	4a0f      	ldr	r2, [pc, #60]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 80092a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092a4:	6353      	str	r3, [r2, #52]	; 0x34
 80092a6:	2300      	movs	r3, #0
 80092a8:	60fb      	str	r3, [r7, #12]
 80092aa:	4b0c      	ldr	r3, [pc, #48]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 80092ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ae:	4a0b      	ldr	r2, [pc, #44]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 80092b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80092b4:	6453      	str	r3, [r2, #68]	; 0x44
 80092b6:	4b09      	ldr	r3, [pc, #36]	; (80092dc <HAL_HCD_MspInit+0xbc>)
 80092b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092be:	60fb      	str	r3, [r7, #12]
 80092c0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80092c2:	2200      	movs	r2, #0
 80092c4:	2100      	movs	r1, #0
 80092c6:	2043      	movs	r0, #67	; 0x43
 80092c8:	f7f9 f9a3 	bl	8002612 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80092cc:	2043      	movs	r0, #67	; 0x43
 80092ce:	f7f9 f9bc 	bl	800264a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80092d2:	bf00      	nop
 80092d4:	3728      	adds	r7, #40	; 0x28
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	40023800 	.word	0x40023800
 80092e0:	40020000 	.word	0x40020000

080092e4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b082      	sub	sp, #8
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7ff f8d9 	bl	80084aa <USBH_LL_IncTimer>
}
 80092f8:	bf00      	nop
 80092fa:	3708      	adds	r7, #8
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800930e:	4618      	mov	r0, r3
 8009310:	f7ff f911 	bl	8008536 <USBH_LL_Connect>
}
 8009314:	bf00      	nop
 8009316:	3708      	adds	r7, #8
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800932a:	4618      	mov	r0, r3
 800932c:	f7ff f91a 	bl	8008564 <USBH_LL_Disconnect>
}
 8009330:	bf00      	nop
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	460b      	mov	r3, r1
 8009342:	70fb      	strb	r3, [r7, #3]
 8009344:	4613      	mov	r3, r2
 8009346:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009362:	4618      	mov	r0, r3
 8009364:	f7ff f8cb 	bl	80084fe <USBH_LL_PortEnabled>
}
 8009368:	bf00      	nop
 800936a:	3708      	adds	r7, #8
 800936c:	46bd      	mov	sp, r7
 800936e:	bd80      	pop	{r7, pc}

08009370 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800937e:	4618      	mov	r0, r3
 8009380:	f7ff f8cb 	bl	800851a <USBH_LL_PortDisabled>
}
 8009384:	bf00      	nop
 8009386:	3708      	adds	r7, #8
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800939a:	2b01      	cmp	r3, #1
 800939c:	d12a      	bne.n	80093f4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800939e:	4a18      	ldr	r2, [pc, #96]	; (8009400 <USBH_LL_Init+0x74>)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a15      	ldr	r2, [pc, #84]	; (8009400 <USBH_LL_Init+0x74>)
 80093aa:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80093ae:	4b14      	ldr	r3, [pc, #80]	; (8009400 <USBH_LL_Init+0x74>)
 80093b0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80093b4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80093b6:	4b12      	ldr	r3, [pc, #72]	; (8009400 <USBH_LL_Init+0x74>)
 80093b8:	2208      	movs	r2, #8
 80093ba:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80093bc:	4b10      	ldr	r3, [pc, #64]	; (8009400 <USBH_LL_Init+0x74>)
 80093be:	2201      	movs	r2, #1
 80093c0:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80093c2:	4b0f      	ldr	r3, [pc, #60]	; (8009400 <USBH_LL_Init+0x74>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80093c8:	4b0d      	ldr	r3, [pc, #52]	; (8009400 <USBH_LL_Init+0x74>)
 80093ca:	2202      	movs	r2, #2
 80093cc:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80093ce:	4b0c      	ldr	r3, [pc, #48]	; (8009400 <USBH_LL_Init+0x74>)
 80093d0:	2200      	movs	r2, #0
 80093d2:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80093d4:	480a      	ldr	r0, [pc, #40]	; (8009400 <USBH_LL_Init+0x74>)
 80093d6:	f7f9 fb06 	bl	80029e6 <HAL_HCD_Init>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d001      	beq.n	80093e4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80093e0:	f7f8 f990 	bl	8001704 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80093e4:	4806      	ldr	r0, [pc, #24]	; (8009400 <USBH_LL_Init+0x74>)
 80093e6:	f7f9 ff09 	bl	80031fc <HAL_HCD_GetCurrentFrame>
 80093ea:	4603      	mov	r3, r0
 80093ec:	4619      	mov	r1, r3
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f7ff f84c 	bl	800848c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80093f4:	2300      	movs	r3, #0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3708      	adds	r7, #8
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	20000640 	.word	0x20000640

08009404 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800940c:	2300      	movs	r3, #0
 800940e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009410:	2300      	movs	r3, #0
 8009412:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800941a:	4618      	mov	r0, r3
 800941c:	f7f9 fe76 	bl	800310c <HAL_HCD_Start>
 8009420:	4603      	mov	r3, r0
 8009422:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009424:	7bfb      	ldrb	r3, [r7, #15]
 8009426:	4618      	mov	r0, r3
 8009428:	f000 f95c 	bl	80096e4 <USBH_Get_USB_Status>
 800942c:	4603      	mov	r3, r0
 800942e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009430:	7bbb      	ldrb	r3, [r7, #14]
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b084      	sub	sp, #16
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009442:	2300      	movs	r3, #0
 8009444:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009446:	2300      	movs	r3, #0
 8009448:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009450:	4618      	mov	r0, r3
 8009452:	f7f9 fe7e 	bl	8003152 <HAL_HCD_Stop>
 8009456:	4603      	mov	r3, r0
 8009458:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800945a:	7bfb      	ldrb	r3, [r7, #15]
 800945c:	4618      	mov	r0, r3
 800945e:	f000 f941 	bl	80096e4 <USBH_Get_USB_Status>
 8009462:	4603      	mov	r3, r0
 8009464:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009466:	7bbb      	ldrb	r3, [r7, #14]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009478:	2301      	movs	r3, #1
 800947a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009482:	4618      	mov	r0, r3
 8009484:	f7f9 fec8 	bl	8003218 <HAL_HCD_GetCurrentSpeed>
 8009488:	4603      	mov	r3, r0
 800948a:	2b01      	cmp	r3, #1
 800948c:	d007      	beq.n	800949e <USBH_LL_GetSpeed+0x2e>
 800948e:	2b01      	cmp	r3, #1
 8009490:	d302      	bcc.n	8009498 <USBH_LL_GetSpeed+0x28>
 8009492:	2b02      	cmp	r3, #2
 8009494:	d006      	beq.n	80094a4 <USBH_LL_GetSpeed+0x34>
 8009496:	e008      	b.n	80094aa <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009498:	2300      	movs	r3, #0
 800949a:	73fb      	strb	r3, [r7, #15]
    break;
 800949c:	e008      	b.n	80094b0 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800949e:	2301      	movs	r3, #1
 80094a0:	73fb      	strb	r3, [r7, #15]
    break;
 80094a2:	e005      	b.n	80094b0 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80094a4:	2302      	movs	r3, #2
 80094a6:	73fb      	strb	r3, [r7, #15]
    break;
 80094a8:	e002      	b.n	80094b0 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80094aa:	2301      	movs	r3, #1
 80094ac:	73fb      	strb	r3, [r7, #15]
    break;
 80094ae:	bf00      	nop
  }
  return  speed;
 80094b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3710      	adds	r7, #16
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b084      	sub	sp, #16
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094c2:	2300      	movs	r3, #0
 80094c4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80094c6:	2300      	movs	r3, #0
 80094c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7f9 fe5b 	bl	800318c <HAL_HCD_ResetPort>
 80094d6:	4603      	mov	r3, r0
 80094d8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80094da:	7bfb      	ldrb	r3, [r7, #15]
 80094dc:	4618      	mov	r0, r3
 80094de:	f000 f901 	bl	80096e4 <USBH_Get_USB_Status>
 80094e2:	4603      	mov	r3, r0
 80094e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3710      	adds	r7, #16
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	460b      	mov	r3, r1
 80094fa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009502:	78fa      	ldrb	r2, [r7, #3]
 8009504:	4611      	mov	r1, r2
 8009506:	4618      	mov	r0, r3
 8009508:	f7f9 fe63 	bl	80031d2 <HAL_HCD_HC_GetXferCount>
 800950c:	4603      	mov	r3, r0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3708      	adds	r7, #8
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009516:	b590      	push	{r4, r7, lr}
 8009518:	b089      	sub	sp, #36	; 0x24
 800951a:	af04      	add	r7, sp, #16
 800951c:	6078      	str	r0, [r7, #4]
 800951e:	4608      	mov	r0, r1
 8009520:	4611      	mov	r1, r2
 8009522:	461a      	mov	r2, r3
 8009524:	4603      	mov	r3, r0
 8009526:	70fb      	strb	r3, [r7, #3]
 8009528:	460b      	mov	r3, r1
 800952a:	70bb      	strb	r3, [r7, #2]
 800952c:	4613      	mov	r3, r2
 800952e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009530:	2300      	movs	r3, #0
 8009532:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009534:	2300      	movs	r3, #0
 8009536:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800953e:	787c      	ldrb	r4, [r7, #1]
 8009540:	78ba      	ldrb	r2, [r7, #2]
 8009542:	78f9      	ldrb	r1, [r7, #3]
 8009544:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009546:	9302      	str	r3, [sp, #8]
 8009548:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800954c:	9301      	str	r3, [sp, #4]
 800954e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	4623      	mov	r3, r4
 8009556:	f7f9 faa8 	bl	8002aaa <HAL_HCD_HC_Init>
 800955a:	4603      	mov	r3, r0
 800955c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800955e:	7bfb      	ldrb	r3, [r7, #15]
 8009560:	4618      	mov	r0, r3
 8009562:	f000 f8bf 	bl	80096e4 <USBH_Get_USB_Status>
 8009566:	4603      	mov	r3, r0
 8009568:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800956a:	7bbb      	ldrb	r3, [r7, #14]
}
 800956c:	4618      	mov	r0, r3
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	bd90      	pop	{r4, r7, pc}

08009574 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	460b      	mov	r3, r1
 800957e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009580:	2300      	movs	r3, #0
 8009582:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009584:	2300      	movs	r3, #0
 8009586:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800958e:	78fa      	ldrb	r2, [r7, #3]
 8009590:	4611      	mov	r1, r2
 8009592:	4618      	mov	r0, r3
 8009594:	f7f9 fb21 	bl	8002bda <HAL_HCD_HC_Halt>
 8009598:	4603      	mov	r3, r0
 800959a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800959c:	7bfb      	ldrb	r3, [r7, #15]
 800959e:	4618      	mov	r0, r3
 80095a0:	f000 f8a0 	bl	80096e4 <USBH_Get_USB_Status>
 80095a4:	4603      	mov	r3, r0
 80095a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3710      	adds	r7, #16
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80095b2:	b590      	push	{r4, r7, lr}
 80095b4:	b089      	sub	sp, #36	; 0x24
 80095b6:	af04      	add	r7, sp, #16
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	4608      	mov	r0, r1
 80095bc:	4611      	mov	r1, r2
 80095be:	461a      	mov	r2, r3
 80095c0:	4603      	mov	r3, r0
 80095c2:	70fb      	strb	r3, [r7, #3]
 80095c4:	460b      	mov	r3, r1
 80095c6:	70bb      	strb	r3, [r7, #2]
 80095c8:	4613      	mov	r3, r2
 80095ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095cc:	2300      	movs	r3, #0
 80095ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80095d0:	2300      	movs	r3, #0
 80095d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80095da:	787c      	ldrb	r4, [r7, #1]
 80095dc:	78ba      	ldrb	r2, [r7, #2]
 80095de:	78f9      	ldrb	r1, [r7, #3]
 80095e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80095e4:	9303      	str	r3, [sp, #12]
 80095e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80095e8:	9302      	str	r3, [sp, #8]
 80095ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ec:	9301      	str	r3, [sp, #4]
 80095ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80095f2:	9300      	str	r3, [sp, #0]
 80095f4:	4623      	mov	r3, r4
 80095f6:	f7f9 fb13 	bl	8002c20 <HAL_HCD_HC_SubmitRequest>
 80095fa:	4603      	mov	r3, r0
 80095fc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80095fe:	7bfb      	ldrb	r3, [r7, #15]
 8009600:	4618      	mov	r0, r3
 8009602:	f000 f86f 	bl	80096e4 <USBH_Get_USB_Status>
 8009606:	4603      	mov	r3, r0
 8009608:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800960a:	7bbb      	ldrb	r3, [r7, #14]
}
 800960c:	4618      	mov	r0, r3
 800960e:	3714      	adds	r7, #20
 8009610:	46bd      	mov	sp, r7
 8009612:	bd90      	pop	{r4, r7, pc}

08009614 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	460b      	mov	r3, r1
 800961e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009626:	78fa      	ldrb	r2, [r7, #3]
 8009628:	4611      	mov	r1, r2
 800962a:	4618      	mov	r0, r3
 800962c:	f7f9 fdbc 	bl	80031a8 <HAL_HCD_HC_GetURBState>
 8009630:	4603      	mov	r3, r0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b082      	sub	sp, #8
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
 8009642:	460b      	mov	r3, r1
 8009644:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800964c:	2b01      	cmp	r3, #1
 800964e:	d103      	bne.n	8009658 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	4618      	mov	r0, r3
 8009654:	f000 f872 	bl	800973c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009658:	20c8      	movs	r0, #200	; 0xc8
 800965a:	f7f8 fb23 	bl	8001ca4 <HAL_Delay>
  return USBH_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	3708      	adds	r7, #8
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	460b      	mov	r3, r1
 8009672:	70fb      	strb	r3, [r7, #3]
 8009674:	4613      	mov	r3, r2
 8009676:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800967e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009680:	78fa      	ldrb	r2, [r7, #3]
 8009682:	68f9      	ldr	r1, [r7, #12]
 8009684:	4613      	mov	r3, r2
 8009686:	009b      	lsls	r3, r3, #2
 8009688:	4413      	add	r3, r2
 800968a:	00db      	lsls	r3, r3, #3
 800968c:	440b      	add	r3, r1
 800968e:	333b      	adds	r3, #59	; 0x3b
 8009690:	781b      	ldrb	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00a      	beq.n	80096ac <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009696:	78fa      	ldrb	r2, [r7, #3]
 8009698:	68f9      	ldr	r1, [r7, #12]
 800969a:	4613      	mov	r3, r2
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	4413      	add	r3, r2
 80096a0:	00db      	lsls	r3, r3, #3
 80096a2:	440b      	add	r3, r1
 80096a4:	3350      	adds	r3, #80	; 0x50
 80096a6:	78ba      	ldrb	r2, [r7, #2]
 80096a8:	701a      	strb	r2, [r3, #0]
 80096aa:	e009      	b.n	80096c0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80096ac:	78fa      	ldrb	r2, [r7, #3]
 80096ae:	68f9      	ldr	r1, [r7, #12]
 80096b0:	4613      	mov	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	4413      	add	r3, r2
 80096b6:	00db      	lsls	r3, r3, #3
 80096b8:	440b      	add	r3, r1
 80096ba:	3351      	adds	r3, #81	; 0x51
 80096bc:	78ba      	ldrb	r2, [r7, #2]
 80096be:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3714      	adds	r7, #20
 80096c6:	46bd      	mov	sp, r7
 80096c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096cc:	4770      	bx	lr

080096ce <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b082      	sub	sp, #8
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f7f8 fae4 	bl	8001ca4 <HAL_Delay>
}
 80096dc:	bf00      	nop
 80096de:	3708      	adds	r7, #8
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	4603      	mov	r3, r0
 80096ec:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096ee:	2300      	movs	r3, #0
 80096f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80096f2:	79fb      	ldrb	r3, [r7, #7]
 80096f4:	2b03      	cmp	r3, #3
 80096f6:	d817      	bhi.n	8009728 <USBH_Get_USB_Status+0x44>
 80096f8:	a201      	add	r2, pc, #4	; (adr r2, 8009700 <USBH_Get_USB_Status+0x1c>)
 80096fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096fe:	bf00      	nop
 8009700:	08009711 	.word	0x08009711
 8009704:	08009717 	.word	0x08009717
 8009708:	0800971d 	.word	0x0800971d
 800970c:	08009723 	.word	0x08009723
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	73fb      	strb	r3, [r7, #15]
    break;
 8009714:	e00b      	b.n	800972e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009716:	2302      	movs	r3, #2
 8009718:	73fb      	strb	r3, [r7, #15]
    break;
 800971a:	e008      	b.n	800972e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800971c:	2301      	movs	r3, #1
 800971e:	73fb      	strb	r3, [r7, #15]
    break;
 8009720:	e005      	b.n	800972e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009722:	2302      	movs	r3, #2
 8009724:	73fb      	strb	r3, [r7, #15]
    break;
 8009726:	e002      	b.n	800972e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009728:	2302      	movs	r3, #2
 800972a:	73fb      	strb	r3, [r7, #15]
    break;
 800972c:	bf00      	nop
  }
  return usb_status;
 800972e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3714      	adds	r7, #20
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	4603      	mov	r3, r0
 8009744:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009746:	79fb      	ldrb	r3, [r7, #7]
 8009748:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800974a:	79fb      	ldrb	r3, [r7, #7]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d102      	bne.n	8009756 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8009750:	2301      	movs	r3, #1
 8009752:	73fb      	strb	r3, [r7, #15]
 8009754:	e001      	b.n	800975a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8009756:	2300      	movs	r3, #0
 8009758:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800975a:	7bfb      	ldrb	r3, [r7, #15]
 800975c:	461a      	mov	r2, r3
 800975e:	2101      	movs	r1, #1
 8009760:	4803      	ldr	r0, [pc, #12]	; (8009770 <MX_DriverVbusFS+0x34>)
 8009762:	f7f9 f927 	bl	80029b4 <HAL_GPIO_WritePin>
}
 8009766:	bf00      	nop
 8009768:	3710      	adds	r7, #16
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	40020800 	.word	0x40020800

08009774 <__errno>:
 8009774:	4b01      	ldr	r3, [pc, #4]	; (800977c <__errno+0x8>)
 8009776:	6818      	ldr	r0, [r3, #0]
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	2000002c 	.word	0x2000002c

08009780 <__libc_init_array>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	4e0d      	ldr	r6, [pc, #52]	; (80097b8 <__libc_init_array+0x38>)
 8009784:	4c0d      	ldr	r4, [pc, #52]	; (80097bc <__libc_init_array+0x3c>)
 8009786:	1ba4      	subs	r4, r4, r6
 8009788:	10a4      	asrs	r4, r4, #2
 800978a:	2500      	movs	r5, #0
 800978c:	42a5      	cmp	r5, r4
 800978e:	d109      	bne.n	80097a4 <__libc_init_array+0x24>
 8009790:	4e0b      	ldr	r6, [pc, #44]	; (80097c0 <__libc_init_array+0x40>)
 8009792:	4c0c      	ldr	r4, [pc, #48]	; (80097c4 <__libc_init_array+0x44>)
 8009794:	f000 fc80 	bl	800a098 <_init>
 8009798:	1ba4      	subs	r4, r4, r6
 800979a:	10a4      	asrs	r4, r4, #2
 800979c:	2500      	movs	r5, #0
 800979e:	42a5      	cmp	r5, r4
 80097a0:	d105      	bne.n	80097ae <__libc_init_array+0x2e>
 80097a2:	bd70      	pop	{r4, r5, r6, pc}
 80097a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80097a8:	4798      	blx	r3
 80097aa:	3501      	adds	r5, #1
 80097ac:	e7ee      	b.n	800978c <__libc_init_array+0xc>
 80097ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80097b2:	4798      	blx	r3
 80097b4:	3501      	adds	r5, #1
 80097b6:	e7f2      	b.n	800979e <__libc_init_array+0x1e>
 80097b8:	0800a110 	.word	0x0800a110
 80097bc:	0800a110 	.word	0x0800a110
 80097c0:	0800a110 	.word	0x0800a110
 80097c4:	0800a114 	.word	0x0800a114

080097c8 <malloc>:
 80097c8:	4b02      	ldr	r3, [pc, #8]	; (80097d4 <malloc+0xc>)
 80097ca:	4601      	mov	r1, r0
 80097cc:	6818      	ldr	r0, [r3, #0]
 80097ce:	f000 b861 	b.w	8009894 <_malloc_r>
 80097d2:	bf00      	nop
 80097d4:	2000002c 	.word	0x2000002c

080097d8 <free>:
 80097d8:	4b02      	ldr	r3, [pc, #8]	; (80097e4 <free+0xc>)
 80097da:	4601      	mov	r1, r0
 80097dc:	6818      	ldr	r0, [r3, #0]
 80097de:	f000 b80b 	b.w	80097f8 <_free_r>
 80097e2:	bf00      	nop
 80097e4:	2000002c 	.word	0x2000002c

080097e8 <memset>:
 80097e8:	4402      	add	r2, r0
 80097ea:	4603      	mov	r3, r0
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d100      	bne.n	80097f2 <memset+0xa>
 80097f0:	4770      	bx	lr
 80097f2:	f803 1b01 	strb.w	r1, [r3], #1
 80097f6:	e7f9      	b.n	80097ec <memset+0x4>

080097f8 <_free_r>:
 80097f8:	b538      	push	{r3, r4, r5, lr}
 80097fa:	4605      	mov	r5, r0
 80097fc:	2900      	cmp	r1, #0
 80097fe:	d045      	beq.n	800988c <_free_r+0x94>
 8009800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009804:	1f0c      	subs	r4, r1, #4
 8009806:	2b00      	cmp	r3, #0
 8009808:	bfb8      	it	lt
 800980a:	18e4      	addlt	r4, r4, r3
 800980c:	f000 f8cc 	bl	80099a8 <__malloc_lock>
 8009810:	4a1f      	ldr	r2, [pc, #124]	; (8009890 <_free_r+0x98>)
 8009812:	6813      	ldr	r3, [r2, #0]
 8009814:	4610      	mov	r0, r2
 8009816:	b933      	cbnz	r3, 8009826 <_free_r+0x2e>
 8009818:	6063      	str	r3, [r4, #4]
 800981a:	6014      	str	r4, [r2, #0]
 800981c:	4628      	mov	r0, r5
 800981e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009822:	f000 b8c2 	b.w	80099aa <__malloc_unlock>
 8009826:	42a3      	cmp	r3, r4
 8009828:	d90c      	bls.n	8009844 <_free_r+0x4c>
 800982a:	6821      	ldr	r1, [r4, #0]
 800982c:	1862      	adds	r2, r4, r1
 800982e:	4293      	cmp	r3, r2
 8009830:	bf04      	itt	eq
 8009832:	681a      	ldreq	r2, [r3, #0]
 8009834:	685b      	ldreq	r3, [r3, #4]
 8009836:	6063      	str	r3, [r4, #4]
 8009838:	bf04      	itt	eq
 800983a:	1852      	addeq	r2, r2, r1
 800983c:	6022      	streq	r2, [r4, #0]
 800983e:	6004      	str	r4, [r0, #0]
 8009840:	e7ec      	b.n	800981c <_free_r+0x24>
 8009842:	4613      	mov	r3, r2
 8009844:	685a      	ldr	r2, [r3, #4]
 8009846:	b10a      	cbz	r2, 800984c <_free_r+0x54>
 8009848:	42a2      	cmp	r2, r4
 800984a:	d9fa      	bls.n	8009842 <_free_r+0x4a>
 800984c:	6819      	ldr	r1, [r3, #0]
 800984e:	1858      	adds	r0, r3, r1
 8009850:	42a0      	cmp	r0, r4
 8009852:	d10b      	bne.n	800986c <_free_r+0x74>
 8009854:	6820      	ldr	r0, [r4, #0]
 8009856:	4401      	add	r1, r0
 8009858:	1858      	adds	r0, r3, r1
 800985a:	4282      	cmp	r2, r0
 800985c:	6019      	str	r1, [r3, #0]
 800985e:	d1dd      	bne.n	800981c <_free_r+0x24>
 8009860:	6810      	ldr	r0, [r2, #0]
 8009862:	6852      	ldr	r2, [r2, #4]
 8009864:	605a      	str	r2, [r3, #4]
 8009866:	4401      	add	r1, r0
 8009868:	6019      	str	r1, [r3, #0]
 800986a:	e7d7      	b.n	800981c <_free_r+0x24>
 800986c:	d902      	bls.n	8009874 <_free_r+0x7c>
 800986e:	230c      	movs	r3, #12
 8009870:	602b      	str	r3, [r5, #0]
 8009872:	e7d3      	b.n	800981c <_free_r+0x24>
 8009874:	6820      	ldr	r0, [r4, #0]
 8009876:	1821      	adds	r1, r4, r0
 8009878:	428a      	cmp	r2, r1
 800987a:	bf04      	itt	eq
 800987c:	6811      	ldreq	r1, [r2, #0]
 800987e:	6852      	ldreq	r2, [r2, #4]
 8009880:	6062      	str	r2, [r4, #4]
 8009882:	bf04      	itt	eq
 8009884:	1809      	addeq	r1, r1, r0
 8009886:	6021      	streq	r1, [r4, #0]
 8009888:	605c      	str	r4, [r3, #4]
 800988a:	e7c7      	b.n	800981c <_free_r+0x24>
 800988c:	bd38      	pop	{r3, r4, r5, pc}
 800988e:	bf00      	nop
 8009890:	200000bc 	.word	0x200000bc

08009894 <_malloc_r>:
 8009894:	b570      	push	{r4, r5, r6, lr}
 8009896:	1ccd      	adds	r5, r1, #3
 8009898:	f025 0503 	bic.w	r5, r5, #3
 800989c:	3508      	adds	r5, #8
 800989e:	2d0c      	cmp	r5, #12
 80098a0:	bf38      	it	cc
 80098a2:	250c      	movcc	r5, #12
 80098a4:	2d00      	cmp	r5, #0
 80098a6:	4606      	mov	r6, r0
 80098a8:	db01      	blt.n	80098ae <_malloc_r+0x1a>
 80098aa:	42a9      	cmp	r1, r5
 80098ac:	d903      	bls.n	80098b6 <_malloc_r+0x22>
 80098ae:	230c      	movs	r3, #12
 80098b0:	6033      	str	r3, [r6, #0]
 80098b2:	2000      	movs	r0, #0
 80098b4:	bd70      	pop	{r4, r5, r6, pc}
 80098b6:	f000 f877 	bl	80099a8 <__malloc_lock>
 80098ba:	4a21      	ldr	r2, [pc, #132]	; (8009940 <_malloc_r+0xac>)
 80098bc:	6814      	ldr	r4, [r2, #0]
 80098be:	4621      	mov	r1, r4
 80098c0:	b991      	cbnz	r1, 80098e8 <_malloc_r+0x54>
 80098c2:	4c20      	ldr	r4, [pc, #128]	; (8009944 <_malloc_r+0xb0>)
 80098c4:	6823      	ldr	r3, [r4, #0]
 80098c6:	b91b      	cbnz	r3, 80098d0 <_malloc_r+0x3c>
 80098c8:	4630      	mov	r0, r6
 80098ca:	f000 f83d 	bl	8009948 <_sbrk_r>
 80098ce:	6020      	str	r0, [r4, #0]
 80098d0:	4629      	mov	r1, r5
 80098d2:	4630      	mov	r0, r6
 80098d4:	f000 f838 	bl	8009948 <_sbrk_r>
 80098d8:	1c43      	adds	r3, r0, #1
 80098da:	d124      	bne.n	8009926 <_malloc_r+0x92>
 80098dc:	230c      	movs	r3, #12
 80098de:	6033      	str	r3, [r6, #0]
 80098e0:	4630      	mov	r0, r6
 80098e2:	f000 f862 	bl	80099aa <__malloc_unlock>
 80098e6:	e7e4      	b.n	80098b2 <_malloc_r+0x1e>
 80098e8:	680b      	ldr	r3, [r1, #0]
 80098ea:	1b5b      	subs	r3, r3, r5
 80098ec:	d418      	bmi.n	8009920 <_malloc_r+0x8c>
 80098ee:	2b0b      	cmp	r3, #11
 80098f0:	d90f      	bls.n	8009912 <_malloc_r+0x7e>
 80098f2:	600b      	str	r3, [r1, #0]
 80098f4:	50cd      	str	r5, [r1, r3]
 80098f6:	18cc      	adds	r4, r1, r3
 80098f8:	4630      	mov	r0, r6
 80098fa:	f000 f856 	bl	80099aa <__malloc_unlock>
 80098fe:	f104 000b 	add.w	r0, r4, #11
 8009902:	1d23      	adds	r3, r4, #4
 8009904:	f020 0007 	bic.w	r0, r0, #7
 8009908:	1ac3      	subs	r3, r0, r3
 800990a:	d0d3      	beq.n	80098b4 <_malloc_r+0x20>
 800990c:	425a      	negs	r2, r3
 800990e:	50e2      	str	r2, [r4, r3]
 8009910:	e7d0      	b.n	80098b4 <_malloc_r+0x20>
 8009912:	428c      	cmp	r4, r1
 8009914:	684b      	ldr	r3, [r1, #4]
 8009916:	bf16      	itet	ne
 8009918:	6063      	strne	r3, [r4, #4]
 800991a:	6013      	streq	r3, [r2, #0]
 800991c:	460c      	movne	r4, r1
 800991e:	e7eb      	b.n	80098f8 <_malloc_r+0x64>
 8009920:	460c      	mov	r4, r1
 8009922:	6849      	ldr	r1, [r1, #4]
 8009924:	e7cc      	b.n	80098c0 <_malloc_r+0x2c>
 8009926:	1cc4      	adds	r4, r0, #3
 8009928:	f024 0403 	bic.w	r4, r4, #3
 800992c:	42a0      	cmp	r0, r4
 800992e:	d005      	beq.n	800993c <_malloc_r+0xa8>
 8009930:	1a21      	subs	r1, r4, r0
 8009932:	4630      	mov	r0, r6
 8009934:	f000 f808 	bl	8009948 <_sbrk_r>
 8009938:	3001      	adds	r0, #1
 800993a:	d0cf      	beq.n	80098dc <_malloc_r+0x48>
 800993c:	6025      	str	r5, [r4, #0]
 800993e:	e7db      	b.n	80098f8 <_malloc_r+0x64>
 8009940:	200000bc 	.word	0x200000bc
 8009944:	200000c0 	.word	0x200000c0

08009948 <_sbrk_r>:
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4c06      	ldr	r4, [pc, #24]	; (8009964 <_sbrk_r+0x1c>)
 800994c:	2300      	movs	r3, #0
 800994e:	4605      	mov	r5, r0
 8009950:	4608      	mov	r0, r1
 8009952:	6023      	str	r3, [r4, #0]
 8009954:	f7f8 f8be 	bl	8001ad4 <_sbrk>
 8009958:	1c43      	adds	r3, r0, #1
 800995a:	d102      	bne.n	8009962 <_sbrk_r+0x1a>
 800995c:	6823      	ldr	r3, [r4, #0]
 800995e:	b103      	cbz	r3, 8009962 <_sbrk_r+0x1a>
 8009960:	602b      	str	r3, [r5, #0]
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	20000904 	.word	0x20000904

08009968 <siprintf>:
 8009968:	b40e      	push	{r1, r2, r3}
 800996a:	b500      	push	{lr}
 800996c:	b09c      	sub	sp, #112	; 0x70
 800996e:	ab1d      	add	r3, sp, #116	; 0x74
 8009970:	9002      	str	r0, [sp, #8]
 8009972:	9006      	str	r0, [sp, #24]
 8009974:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009978:	4809      	ldr	r0, [pc, #36]	; (80099a0 <siprintf+0x38>)
 800997a:	9107      	str	r1, [sp, #28]
 800997c:	9104      	str	r1, [sp, #16]
 800997e:	4909      	ldr	r1, [pc, #36]	; (80099a4 <siprintf+0x3c>)
 8009980:	f853 2b04 	ldr.w	r2, [r3], #4
 8009984:	9105      	str	r1, [sp, #20]
 8009986:	6800      	ldr	r0, [r0, #0]
 8009988:	9301      	str	r3, [sp, #4]
 800998a:	a902      	add	r1, sp, #8
 800998c:	f000 f868 	bl	8009a60 <_svfiprintf_r>
 8009990:	9b02      	ldr	r3, [sp, #8]
 8009992:	2200      	movs	r2, #0
 8009994:	701a      	strb	r2, [r3, #0]
 8009996:	b01c      	add	sp, #112	; 0x70
 8009998:	f85d eb04 	ldr.w	lr, [sp], #4
 800999c:	b003      	add	sp, #12
 800999e:	4770      	bx	lr
 80099a0:	2000002c 	.word	0x2000002c
 80099a4:	ffff0208 	.word	0xffff0208

080099a8 <__malloc_lock>:
 80099a8:	4770      	bx	lr

080099aa <__malloc_unlock>:
 80099aa:	4770      	bx	lr

080099ac <__ssputs_r>:
 80099ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099b0:	688e      	ldr	r6, [r1, #8]
 80099b2:	429e      	cmp	r6, r3
 80099b4:	4682      	mov	sl, r0
 80099b6:	460c      	mov	r4, r1
 80099b8:	4690      	mov	r8, r2
 80099ba:	4699      	mov	r9, r3
 80099bc:	d837      	bhi.n	8009a2e <__ssputs_r+0x82>
 80099be:	898a      	ldrh	r2, [r1, #12]
 80099c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80099c4:	d031      	beq.n	8009a2a <__ssputs_r+0x7e>
 80099c6:	6825      	ldr	r5, [r4, #0]
 80099c8:	6909      	ldr	r1, [r1, #16]
 80099ca:	1a6f      	subs	r7, r5, r1
 80099cc:	6965      	ldr	r5, [r4, #20]
 80099ce:	2302      	movs	r3, #2
 80099d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099d4:	fb95 f5f3 	sdiv	r5, r5, r3
 80099d8:	f109 0301 	add.w	r3, r9, #1
 80099dc:	443b      	add	r3, r7
 80099de:	429d      	cmp	r5, r3
 80099e0:	bf38      	it	cc
 80099e2:	461d      	movcc	r5, r3
 80099e4:	0553      	lsls	r3, r2, #21
 80099e6:	d530      	bpl.n	8009a4a <__ssputs_r+0x9e>
 80099e8:	4629      	mov	r1, r5
 80099ea:	f7ff ff53 	bl	8009894 <_malloc_r>
 80099ee:	4606      	mov	r6, r0
 80099f0:	b950      	cbnz	r0, 8009a08 <__ssputs_r+0x5c>
 80099f2:	230c      	movs	r3, #12
 80099f4:	f8ca 3000 	str.w	r3, [sl]
 80099f8:	89a3      	ldrh	r3, [r4, #12]
 80099fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099fe:	81a3      	strh	r3, [r4, #12]
 8009a00:	f04f 30ff 	mov.w	r0, #4294967295
 8009a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a08:	463a      	mov	r2, r7
 8009a0a:	6921      	ldr	r1, [r4, #16]
 8009a0c:	f000 faa8 	bl	8009f60 <memcpy>
 8009a10:	89a3      	ldrh	r3, [r4, #12]
 8009a12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a1a:	81a3      	strh	r3, [r4, #12]
 8009a1c:	6126      	str	r6, [r4, #16]
 8009a1e:	6165      	str	r5, [r4, #20]
 8009a20:	443e      	add	r6, r7
 8009a22:	1bed      	subs	r5, r5, r7
 8009a24:	6026      	str	r6, [r4, #0]
 8009a26:	60a5      	str	r5, [r4, #8]
 8009a28:	464e      	mov	r6, r9
 8009a2a:	454e      	cmp	r6, r9
 8009a2c:	d900      	bls.n	8009a30 <__ssputs_r+0x84>
 8009a2e:	464e      	mov	r6, r9
 8009a30:	4632      	mov	r2, r6
 8009a32:	4641      	mov	r1, r8
 8009a34:	6820      	ldr	r0, [r4, #0]
 8009a36:	f000 fa9e 	bl	8009f76 <memmove>
 8009a3a:	68a3      	ldr	r3, [r4, #8]
 8009a3c:	1b9b      	subs	r3, r3, r6
 8009a3e:	60a3      	str	r3, [r4, #8]
 8009a40:	6823      	ldr	r3, [r4, #0]
 8009a42:	441e      	add	r6, r3
 8009a44:	6026      	str	r6, [r4, #0]
 8009a46:	2000      	movs	r0, #0
 8009a48:	e7dc      	b.n	8009a04 <__ssputs_r+0x58>
 8009a4a:	462a      	mov	r2, r5
 8009a4c:	f000 faac 	bl	8009fa8 <_realloc_r>
 8009a50:	4606      	mov	r6, r0
 8009a52:	2800      	cmp	r0, #0
 8009a54:	d1e2      	bne.n	8009a1c <__ssputs_r+0x70>
 8009a56:	6921      	ldr	r1, [r4, #16]
 8009a58:	4650      	mov	r0, sl
 8009a5a:	f7ff fecd 	bl	80097f8 <_free_r>
 8009a5e:	e7c8      	b.n	80099f2 <__ssputs_r+0x46>

08009a60 <_svfiprintf_r>:
 8009a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	461d      	mov	r5, r3
 8009a66:	898b      	ldrh	r3, [r1, #12]
 8009a68:	061f      	lsls	r7, r3, #24
 8009a6a:	b09d      	sub	sp, #116	; 0x74
 8009a6c:	4680      	mov	r8, r0
 8009a6e:	460c      	mov	r4, r1
 8009a70:	4616      	mov	r6, r2
 8009a72:	d50f      	bpl.n	8009a94 <_svfiprintf_r+0x34>
 8009a74:	690b      	ldr	r3, [r1, #16]
 8009a76:	b96b      	cbnz	r3, 8009a94 <_svfiprintf_r+0x34>
 8009a78:	2140      	movs	r1, #64	; 0x40
 8009a7a:	f7ff ff0b 	bl	8009894 <_malloc_r>
 8009a7e:	6020      	str	r0, [r4, #0]
 8009a80:	6120      	str	r0, [r4, #16]
 8009a82:	b928      	cbnz	r0, 8009a90 <_svfiprintf_r+0x30>
 8009a84:	230c      	movs	r3, #12
 8009a86:	f8c8 3000 	str.w	r3, [r8]
 8009a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8e:	e0c8      	b.n	8009c22 <_svfiprintf_r+0x1c2>
 8009a90:	2340      	movs	r3, #64	; 0x40
 8009a92:	6163      	str	r3, [r4, #20]
 8009a94:	2300      	movs	r3, #0
 8009a96:	9309      	str	r3, [sp, #36]	; 0x24
 8009a98:	2320      	movs	r3, #32
 8009a9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a9e:	2330      	movs	r3, #48	; 0x30
 8009aa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009aa4:	9503      	str	r5, [sp, #12]
 8009aa6:	f04f 0b01 	mov.w	fp, #1
 8009aaa:	4637      	mov	r7, r6
 8009aac:	463d      	mov	r5, r7
 8009aae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009ab2:	b10b      	cbz	r3, 8009ab8 <_svfiprintf_r+0x58>
 8009ab4:	2b25      	cmp	r3, #37	; 0x25
 8009ab6:	d13e      	bne.n	8009b36 <_svfiprintf_r+0xd6>
 8009ab8:	ebb7 0a06 	subs.w	sl, r7, r6
 8009abc:	d00b      	beq.n	8009ad6 <_svfiprintf_r+0x76>
 8009abe:	4653      	mov	r3, sl
 8009ac0:	4632      	mov	r2, r6
 8009ac2:	4621      	mov	r1, r4
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	f7ff ff71 	bl	80099ac <__ssputs_r>
 8009aca:	3001      	adds	r0, #1
 8009acc:	f000 80a4 	beq.w	8009c18 <_svfiprintf_r+0x1b8>
 8009ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ad2:	4453      	add	r3, sl
 8009ad4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ad6:	783b      	ldrb	r3, [r7, #0]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f000 809d 	beq.w	8009c18 <_svfiprintf_r+0x1b8>
 8009ade:	2300      	movs	r3, #0
 8009ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	9307      	str	r3, [sp, #28]
 8009aec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009af0:	931a      	str	r3, [sp, #104]	; 0x68
 8009af2:	462f      	mov	r7, r5
 8009af4:	2205      	movs	r2, #5
 8009af6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009afa:	4850      	ldr	r0, [pc, #320]	; (8009c3c <_svfiprintf_r+0x1dc>)
 8009afc:	f7f6 fb70 	bl	80001e0 <memchr>
 8009b00:	9b04      	ldr	r3, [sp, #16]
 8009b02:	b9d0      	cbnz	r0, 8009b3a <_svfiprintf_r+0xda>
 8009b04:	06d9      	lsls	r1, r3, #27
 8009b06:	bf44      	itt	mi
 8009b08:	2220      	movmi	r2, #32
 8009b0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009b0e:	071a      	lsls	r2, r3, #28
 8009b10:	bf44      	itt	mi
 8009b12:	222b      	movmi	r2, #43	; 0x2b
 8009b14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009b18:	782a      	ldrb	r2, [r5, #0]
 8009b1a:	2a2a      	cmp	r2, #42	; 0x2a
 8009b1c:	d015      	beq.n	8009b4a <_svfiprintf_r+0xea>
 8009b1e:	9a07      	ldr	r2, [sp, #28]
 8009b20:	462f      	mov	r7, r5
 8009b22:	2000      	movs	r0, #0
 8009b24:	250a      	movs	r5, #10
 8009b26:	4639      	mov	r1, r7
 8009b28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b2c:	3b30      	subs	r3, #48	; 0x30
 8009b2e:	2b09      	cmp	r3, #9
 8009b30:	d94d      	bls.n	8009bce <_svfiprintf_r+0x16e>
 8009b32:	b1b8      	cbz	r0, 8009b64 <_svfiprintf_r+0x104>
 8009b34:	e00f      	b.n	8009b56 <_svfiprintf_r+0xf6>
 8009b36:	462f      	mov	r7, r5
 8009b38:	e7b8      	b.n	8009aac <_svfiprintf_r+0x4c>
 8009b3a:	4a40      	ldr	r2, [pc, #256]	; (8009c3c <_svfiprintf_r+0x1dc>)
 8009b3c:	1a80      	subs	r0, r0, r2
 8009b3e:	fa0b f000 	lsl.w	r0, fp, r0
 8009b42:	4318      	orrs	r0, r3
 8009b44:	9004      	str	r0, [sp, #16]
 8009b46:	463d      	mov	r5, r7
 8009b48:	e7d3      	b.n	8009af2 <_svfiprintf_r+0x92>
 8009b4a:	9a03      	ldr	r2, [sp, #12]
 8009b4c:	1d11      	adds	r1, r2, #4
 8009b4e:	6812      	ldr	r2, [r2, #0]
 8009b50:	9103      	str	r1, [sp, #12]
 8009b52:	2a00      	cmp	r2, #0
 8009b54:	db01      	blt.n	8009b5a <_svfiprintf_r+0xfa>
 8009b56:	9207      	str	r2, [sp, #28]
 8009b58:	e004      	b.n	8009b64 <_svfiprintf_r+0x104>
 8009b5a:	4252      	negs	r2, r2
 8009b5c:	f043 0302 	orr.w	r3, r3, #2
 8009b60:	9207      	str	r2, [sp, #28]
 8009b62:	9304      	str	r3, [sp, #16]
 8009b64:	783b      	ldrb	r3, [r7, #0]
 8009b66:	2b2e      	cmp	r3, #46	; 0x2e
 8009b68:	d10c      	bne.n	8009b84 <_svfiprintf_r+0x124>
 8009b6a:	787b      	ldrb	r3, [r7, #1]
 8009b6c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b6e:	d133      	bne.n	8009bd8 <_svfiprintf_r+0x178>
 8009b70:	9b03      	ldr	r3, [sp, #12]
 8009b72:	1d1a      	adds	r2, r3, #4
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	9203      	str	r2, [sp, #12]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	bfb8      	it	lt
 8009b7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b80:	3702      	adds	r7, #2
 8009b82:	9305      	str	r3, [sp, #20]
 8009b84:	4d2e      	ldr	r5, [pc, #184]	; (8009c40 <_svfiprintf_r+0x1e0>)
 8009b86:	7839      	ldrb	r1, [r7, #0]
 8009b88:	2203      	movs	r2, #3
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	f7f6 fb28 	bl	80001e0 <memchr>
 8009b90:	b138      	cbz	r0, 8009ba2 <_svfiprintf_r+0x142>
 8009b92:	2340      	movs	r3, #64	; 0x40
 8009b94:	1b40      	subs	r0, r0, r5
 8009b96:	fa03 f000 	lsl.w	r0, r3, r0
 8009b9a:	9b04      	ldr	r3, [sp, #16]
 8009b9c:	4303      	orrs	r3, r0
 8009b9e:	3701      	adds	r7, #1
 8009ba0:	9304      	str	r3, [sp, #16]
 8009ba2:	7839      	ldrb	r1, [r7, #0]
 8009ba4:	4827      	ldr	r0, [pc, #156]	; (8009c44 <_svfiprintf_r+0x1e4>)
 8009ba6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009baa:	2206      	movs	r2, #6
 8009bac:	1c7e      	adds	r6, r7, #1
 8009bae:	f7f6 fb17 	bl	80001e0 <memchr>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d038      	beq.n	8009c28 <_svfiprintf_r+0x1c8>
 8009bb6:	4b24      	ldr	r3, [pc, #144]	; (8009c48 <_svfiprintf_r+0x1e8>)
 8009bb8:	bb13      	cbnz	r3, 8009c00 <_svfiprintf_r+0x1a0>
 8009bba:	9b03      	ldr	r3, [sp, #12]
 8009bbc:	3307      	adds	r3, #7
 8009bbe:	f023 0307 	bic.w	r3, r3, #7
 8009bc2:	3308      	adds	r3, #8
 8009bc4:	9303      	str	r3, [sp, #12]
 8009bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc8:	444b      	add	r3, r9
 8009bca:	9309      	str	r3, [sp, #36]	; 0x24
 8009bcc:	e76d      	b.n	8009aaa <_svfiprintf_r+0x4a>
 8009bce:	fb05 3202 	mla	r2, r5, r2, r3
 8009bd2:	2001      	movs	r0, #1
 8009bd4:	460f      	mov	r7, r1
 8009bd6:	e7a6      	b.n	8009b26 <_svfiprintf_r+0xc6>
 8009bd8:	2300      	movs	r3, #0
 8009bda:	3701      	adds	r7, #1
 8009bdc:	9305      	str	r3, [sp, #20]
 8009bde:	4619      	mov	r1, r3
 8009be0:	250a      	movs	r5, #10
 8009be2:	4638      	mov	r0, r7
 8009be4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009be8:	3a30      	subs	r2, #48	; 0x30
 8009bea:	2a09      	cmp	r2, #9
 8009bec:	d903      	bls.n	8009bf6 <_svfiprintf_r+0x196>
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d0c8      	beq.n	8009b84 <_svfiprintf_r+0x124>
 8009bf2:	9105      	str	r1, [sp, #20]
 8009bf4:	e7c6      	b.n	8009b84 <_svfiprintf_r+0x124>
 8009bf6:	fb05 2101 	mla	r1, r5, r1, r2
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	4607      	mov	r7, r0
 8009bfe:	e7f0      	b.n	8009be2 <_svfiprintf_r+0x182>
 8009c00:	ab03      	add	r3, sp, #12
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	4622      	mov	r2, r4
 8009c06:	4b11      	ldr	r3, [pc, #68]	; (8009c4c <_svfiprintf_r+0x1ec>)
 8009c08:	a904      	add	r1, sp, #16
 8009c0a:	4640      	mov	r0, r8
 8009c0c:	f3af 8000 	nop.w
 8009c10:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009c14:	4681      	mov	r9, r0
 8009c16:	d1d6      	bne.n	8009bc6 <_svfiprintf_r+0x166>
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	065b      	lsls	r3, r3, #25
 8009c1c:	f53f af35 	bmi.w	8009a8a <_svfiprintf_r+0x2a>
 8009c20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c22:	b01d      	add	sp, #116	; 0x74
 8009c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c28:	ab03      	add	r3, sp, #12
 8009c2a:	9300      	str	r3, [sp, #0]
 8009c2c:	4622      	mov	r2, r4
 8009c2e:	4b07      	ldr	r3, [pc, #28]	; (8009c4c <_svfiprintf_r+0x1ec>)
 8009c30:	a904      	add	r1, sp, #16
 8009c32:	4640      	mov	r0, r8
 8009c34:	f000 f882 	bl	8009d3c <_printf_i>
 8009c38:	e7ea      	b.n	8009c10 <_svfiprintf_r+0x1b0>
 8009c3a:	bf00      	nop
 8009c3c:	0800a0d4 	.word	0x0800a0d4
 8009c40:	0800a0da 	.word	0x0800a0da
 8009c44:	0800a0de 	.word	0x0800a0de
 8009c48:	00000000 	.word	0x00000000
 8009c4c:	080099ad 	.word	0x080099ad

08009c50 <_printf_common>:
 8009c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c54:	4691      	mov	r9, r2
 8009c56:	461f      	mov	r7, r3
 8009c58:	688a      	ldr	r2, [r1, #8]
 8009c5a:	690b      	ldr	r3, [r1, #16]
 8009c5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c60:	4293      	cmp	r3, r2
 8009c62:	bfb8      	it	lt
 8009c64:	4613      	movlt	r3, r2
 8009c66:	f8c9 3000 	str.w	r3, [r9]
 8009c6a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c6e:	4606      	mov	r6, r0
 8009c70:	460c      	mov	r4, r1
 8009c72:	b112      	cbz	r2, 8009c7a <_printf_common+0x2a>
 8009c74:	3301      	adds	r3, #1
 8009c76:	f8c9 3000 	str.w	r3, [r9]
 8009c7a:	6823      	ldr	r3, [r4, #0]
 8009c7c:	0699      	lsls	r1, r3, #26
 8009c7e:	bf42      	ittt	mi
 8009c80:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009c84:	3302      	addmi	r3, #2
 8009c86:	f8c9 3000 	strmi.w	r3, [r9]
 8009c8a:	6825      	ldr	r5, [r4, #0]
 8009c8c:	f015 0506 	ands.w	r5, r5, #6
 8009c90:	d107      	bne.n	8009ca2 <_printf_common+0x52>
 8009c92:	f104 0a19 	add.w	sl, r4, #25
 8009c96:	68e3      	ldr	r3, [r4, #12]
 8009c98:	f8d9 2000 	ldr.w	r2, [r9]
 8009c9c:	1a9b      	subs	r3, r3, r2
 8009c9e:	42ab      	cmp	r3, r5
 8009ca0:	dc28      	bgt.n	8009cf4 <_printf_common+0xa4>
 8009ca2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009ca6:	6822      	ldr	r2, [r4, #0]
 8009ca8:	3300      	adds	r3, #0
 8009caa:	bf18      	it	ne
 8009cac:	2301      	movne	r3, #1
 8009cae:	0692      	lsls	r2, r2, #26
 8009cb0:	d42d      	bmi.n	8009d0e <_printf_common+0xbe>
 8009cb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009cb6:	4639      	mov	r1, r7
 8009cb8:	4630      	mov	r0, r6
 8009cba:	47c0      	blx	r8
 8009cbc:	3001      	adds	r0, #1
 8009cbe:	d020      	beq.n	8009d02 <_printf_common+0xb2>
 8009cc0:	6823      	ldr	r3, [r4, #0]
 8009cc2:	68e5      	ldr	r5, [r4, #12]
 8009cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8009cc8:	f003 0306 	and.w	r3, r3, #6
 8009ccc:	2b04      	cmp	r3, #4
 8009cce:	bf08      	it	eq
 8009cd0:	1aad      	subeq	r5, r5, r2
 8009cd2:	68a3      	ldr	r3, [r4, #8]
 8009cd4:	6922      	ldr	r2, [r4, #16]
 8009cd6:	bf0c      	ite	eq
 8009cd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cdc:	2500      	movne	r5, #0
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	bfc4      	itt	gt
 8009ce2:	1a9b      	subgt	r3, r3, r2
 8009ce4:	18ed      	addgt	r5, r5, r3
 8009ce6:	f04f 0900 	mov.w	r9, #0
 8009cea:	341a      	adds	r4, #26
 8009cec:	454d      	cmp	r5, r9
 8009cee:	d11a      	bne.n	8009d26 <_printf_common+0xd6>
 8009cf0:	2000      	movs	r0, #0
 8009cf2:	e008      	b.n	8009d06 <_printf_common+0xb6>
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	4652      	mov	r2, sl
 8009cf8:	4639      	mov	r1, r7
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	47c0      	blx	r8
 8009cfe:	3001      	adds	r0, #1
 8009d00:	d103      	bne.n	8009d0a <_printf_common+0xba>
 8009d02:	f04f 30ff 	mov.w	r0, #4294967295
 8009d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d0a:	3501      	adds	r5, #1
 8009d0c:	e7c3      	b.n	8009c96 <_printf_common+0x46>
 8009d0e:	18e1      	adds	r1, r4, r3
 8009d10:	1c5a      	adds	r2, r3, #1
 8009d12:	2030      	movs	r0, #48	; 0x30
 8009d14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009d18:	4422      	add	r2, r4
 8009d1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009d1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009d22:	3302      	adds	r3, #2
 8009d24:	e7c5      	b.n	8009cb2 <_printf_common+0x62>
 8009d26:	2301      	movs	r3, #1
 8009d28:	4622      	mov	r2, r4
 8009d2a:	4639      	mov	r1, r7
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	47c0      	blx	r8
 8009d30:	3001      	adds	r0, #1
 8009d32:	d0e6      	beq.n	8009d02 <_printf_common+0xb2>
 8009d34:	f109 0901 	add.w	r9, r9, #1
 8009d38:	e7d8      	b.n	8009cec <_printf_common+0x9c>
	...

08009d3c <_printf_i>:
 8009d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d40:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009d44:	460c      	mov	r4, r1
 8009d46:	7e09      	ldrb	r1, [r1, #24]
 8009d48:	b085      	sub	sp, #20
 8009d4a:	296e      	cmp	r1, #110	; 0x6e
 8009d4c:	4617      	mov	r7, r2
 8009d4e:	4606      	mov	r6, r0
 8009d50:	4698      	mov	r8, r3
 8009d52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d54:	f000 80b3 	beq.w	8009ebe <_printf_i+0x182>
 8009d58:	d822      	bhi.n	8009da0 <_printf_i+0x64>
 8009d5a:	2963      	cmp	r1, #99	; 0x63
 8009d5c:	d036      	beq.n	8009dcc <_printf_i+0x90>
 8009d5e:	d80a      	bhi.n	8009d76 <_printf_i+0x3a>
 8009d60:	2900      	cmp	r1, #0
 8009d62:	f000 80b9 	beq.w	8009ed8 <_printf_i+0x19c>
 8009d66:	2958      	cmp	r1, #88	; 0x58
 8009d68:	f000 8083 	beq.w	8009e72 <_printf_i+0x136>
 8009d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d70:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009d74:	e032      	b.n	8009ddc <_printf_i+0xa0>
 8009d76:	2964      	cmp	r1, #100	; 0x64
 8009d78:	d001      	beq.n	8009d7e <_printf_i+0x42>
 8009d7a:	2969      	cmp	r1, #105	; 0x69
 8009d7c:	d1f6      	bne.n	8009d6c <_printf_i+0x30>
 8009d7e:	6820      	ldr	r0, [r4, #0]
 8009d80:	6813      	ldr	r3, [r2, #0]
 8009d82:	0605      	lsls	r5, r0, #24
 8009d84:	f103 0104 	add.w	r1, r3, #4
 8009d88:	d52a      	bpl.n	8009de0 <_printf_i+0xa4>
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6011      	str	r1, [r2, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	da03      	bge.n	8009d9a <_printf_i+0x5e>
 8009d92:	222d      	movs	r2, #45	; 0x2d
 8009d94:	425b      	negs	r3, r3
 8009d96:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009d9a:	486f      	ldr	r0, [pc, #444]	; (8009f58 <_printf_i+0x21c>)
 8009d9c:	220a      	movs	r2, #10
 8009d9e:	e039      	b.n	8009e14 <_printf_i+0xd8>
 8009da0:	2973      	cmp	r1, #115	; 0x73
 8009da2:	f000 809d 	beq.w	8009ee0 <_printf_i+0x1a4>
 8009da6:	d808      	bhi.n	8009dba <_printf_i+0x7e>
 8009da8:	296f      	cmp	r1, #111	; 0x6f
 8009daa:	d020      	beq.n	8009dee <_printf_i+0xb2>
 8009dac:	2970      	cmp	r1, #112	; 0x70
 8009dae:	d1dd      	bne.n	8009d6c <_printf_i+0x30>
 8009db0:	6823      	ldr	r3, [r4, #0]
 8009db2:	f043 0320 	orr.w	r3, r3, #32
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	e003      	b.n	8009dc2 <_printf_i+0x86>
 8009dba:	2975      	cmp	r1, #117	; 0x75
 8009dbc:	d017      	beq.n	8009dee <_printf_i+0xb2>
 8009dbe:	2978      	cmp	r1, #120	; 0x78
 8009dc0:	d1d4      	bne.n	8009d6c <_printf_i+0x30>
 8009dc2:	2378      	movs	r3, #120	; 0x78
 8009dc4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009dc8:	4864      	ldr	r0, [pc, #400]	; (8009f5c <_printf_i+0x220>)
 8009dca:	e055      	b.n	8009e78 <_printf_i+0x13c>
 8009dcc:	6813      	ldr	r3, [r2, #0]
 8009dce:	1d19      	adds	r1, r3, #4
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	6011      	str	r1, [r2, #0]
 8009dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009dd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e08c      	b.n	8009efa <_printf_i+0x1be>
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	6011      	str	r1, [r2, #0]
 8009de4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009de8:	bf18      	it	ne
 8009dea:	b21b      	sxthne	r3, r3
 8009dec:	e7cf      	b.n	8009d8e <_printf_i+0x52>
 8009dee:	6813      	ldr	r3, [r2, #0]
 8009df0:	6825      	ldr	r5, [r4, #0]
 8009df2:	1d18      	adds	r0, r3, #4
 8009df4:	6010      	str	r0, [r2, #0]
 8009df6:	0628      	lsls	r0, r5, #24
 8009df8:	d501      	bpl.n	8009dfe <_printf_i+0xc2>
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	e002      	b.n	8009e04 <_printf_i+0xc8>
 8009dfe:	0668      	lsls	r0, r5, #25
 8009e00:	d5fb      	bpl.n	8009dfa <_printf_i+0xbe>
 8009e02:	881b      	ldrh	r3, [r3, #0]
 8009e04:	4854      	ldr	r0, [pc, #336]	; (8009f58 <_printf_i+0x21c>)
 8009e06:	296f      	cmp	r1, #111	; 0x6f
 8009e08:	bf14      	ite	ne
 8009e0a:	220a      	movne	r2, #10
 8009e0c:	2208      	moveq	r2, #8
 8009e0e:	2100      	movs	r1, #0
 8009e10:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e14:	6865      	ldr	r5, [r4, #4]
 8009e16:	60a5      	str	r5, [r4, #8]
 8009e18:	2d00      	cmp	r5, #0
 8009e1a:	f2c0 8095 	blt.w	8009f48 <_printf_i+0x20c>
 8009e1e:	6821      	ldr	r1, [r4, #0]
 8009e20:	f021 0104 	bic.w	r1, r1, #4
 8009e24:	6021      	str	r1, [r4, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d13d      	bne.n	8009ea6 <_printf_i+0x16a>
 8009e2a:	2d00      	cmp	r5, #0
 8009e2c:	f040 808e 	bne.w	8009f4c <_printf_i+0x210>
 8009e30:	4665      	mov	r5, ip
 8009e32:	2a08      	cmp	r2, #8
 8009e34:	d10b      	bne.n	8009e4e <_printf_i+0x112>
 8009e36:	6823      	ldr	r3, [r4, #0]
 8009e38:	07db      	lsls	r3, r3, #31
 8009e3a:	d508      	bpl.n	8009e4e <_printf_i+0x112>
 8009e3c:	6923      	ldr	r3, [r4, #16]
 8009e3e:	6862      	ldr	r2, [r4, #4]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	bfde      	ittt	le
 8009e44:	2330      	movle	r3, #48	; 0x30
 8009e46:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009e4a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009e4e:	ebac 0305 	sub.w	r3, ip, r5
 8009e52:	6123      	str	r3, [r4, #16]
 8009e54:	f8cd 8000 	str.w	r8, [sp]
 8009e58:	463b      	mov	r3, r7
 8009e5a:	aa03      	add	r2, sp, #12
 8009e5c:	4621      	mov	r1, r4
 8009e5e:	4630      	mov	r0, r6
 8009e60:	f7ff fef6 	bl	8009c50 <_printf_common>
 8009e64:	3001      	adds	r0, #1
 8009e66:	d14d      	bne.n	8009f04 <_printf_i+0x1c8>
 8009e68:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6c:	b005      	add	sp, #20
 8009e6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e72:	4839      	ldr	r0, [pc, #228]	; (8009f58 <_printf_i+0x21c>)
 8009e74:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009e78:	6813      	ldr	r3, [r2, #0]
 8009e7a:	6821      	ldr	r1, [r4, #0]
 8009e7c:	1d1d      	adds	r5, r3, #4
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	6015      	str	r5, [r2, #0]
 8009e82:	060a      	lsls	r2, r1, #24
 8009e84:	d50b      	bpl.n	8009e9e <_printf_i+0x162>
 8009e86:	07ca      	lsls	r2, r1, #31
 8009e88:	bf44      	itt	mi
 8009e8a:	f041 0120 	orrmi.w	r1, r1, #32
 8009e8e:	6021      	strmi	r1, [r4, #0]
 8009e90:	b91b      	cbnz	r3, 8009e9a <_printf_i+0x15e>
 8009e92:	6822      	ldr	r2, [r4, #0]
 8009e94:	f022 0220 	bic.w	r2, r2, #32
 8009e98:	6022      	str	r2, [r4, #0]
 8009e9a:	2210      	movs	r2, #16
 8009e9c:	e7b7      	b.n	8009e0e <_printf_i+0xd2>
 8009e9e:	064d      	lsls	r5, r1, #25
 8009ea0:	bf48      	it	mi
 8009ea2:	b29b      	uxthmi	r3, r3
 8009ea4:	e7ef      	b.n	8009e86 <_printf_i+0x14a>
 8009ea6:	4665      	mov	r5, ip
 8009ea8:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eac:	fb02 3311 	mls	r3, r2, r1, r3
 8009eb0:	5cc3      	ldrb	r3, [r0, r3]
 8009eb2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	2900      	cmp	r1, #0
 8009eba:	d1f5      	bne.n	8009ea8 <_printf_i+0x16c>
 8009ebc:	e7b9      	b.n	8009e32 <_printf_i+0xf6>
 8009ebe:	6813      	ldr	r3, [r2, #0]
 8009ec0:	6825      	ldr	r5, [r4, #0]
 8009ec2:	6961      	ldr	r1, [r4, #20]
 8009ec4:	1d18      	adds	r0, r3, #4
 8009ec6:	6010      	str	r0, [r2, #0]
 8009ec8:	0628      	lsls	r0, r5, #24
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	d501      	bpl.n	8009ed2 <_printf_i+0x196>
 8009ece:	6019      	str	r1, [r3, #0]
 8009ed0:	e002      	b.n	8009ed8 <_printf_i+0x19c>
 8009ed2:	066a      	lsls	r2, r5, #25
 8009ed4:	d5fb      	bpl.n	8009ece <_printf_i+0x192>
 8009ed6:	8019      	strh	r1, [r3, #0]
 8009ed8:	2300      	movs	r3, #0
 8009eda:	6123      	str	r3, [r4, #16]
 8009edc:	4665      	mov	r5, ip
 8009ede:	e7b9      	b.n	8009e54 <_printf_i+0x118>
 8009ee0:	6813      	ldr	r3, [r2, #0]
 8009ee2:	1d19      	adds	r1, r3, #4
 8009ee4:	6011      	str	r1, [r2, #0]
 8009ee6:	681d      	ldr	r5, [r3, #0]
 8009ee8:	6862      	ldr	r2, [r4, #4]
 8009eea:	2100      	movs	r1, #0
 8009eec:	4628      	mov	r0, r5
 8009eee:	f7f6 f977 	bl	80001e0 <memchr>
 8009ef2:	b108      	cbz	r0, 8009ef8 <_printf_i+0x1bc>
 8009ef4:	1b40      	subs	r0, r0, r5
 8009ef6:	6060      	str	r0, [r4, #4]
 8009ef8:	6863      	ldr	r3, [r4, #4]
 8009efa:	6123      	str	r3, [r4, #16]
 8009efc:	2300      	movs	r3, #0
 8009efe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f02:	e7a7      	b.n	8009e54 <_printf_i+0x118>
 8009f04:	6923      	ldr	r3, [r4, #16]
 8009f06:	462a      	mov	r2, r5
 8009f08:	4639      	mov	r1, r7
 8009f0a:	4630      	mov	r0, r6
 8009f0c:	47c0      	blx	r8
 8009f0e:	3001      	adds	r0, #1
 8009f10:	d0aa      	beq.n	8009e68 <_printf_i+0x12c>
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	079b      	lsls	r3, r3, #30
 8009f16:	d413      	bmi.n	8009f40 <_printf_i+0x204>
 8009f18:	68e0      	ldr	r0, [r4, #12]
 8009f1a:	9b03      	ldr	r3, [sp, #12]
 8009f1c:	4298      	cmp	r0, r3
 8009f1e:	bfb8      	it	lt
 8009f20:	4618      	movlt	r0, r3
 8009f22:	e7a3      	b.n	8009e6c <_printf_i+0x130>
 8009f24:	2301      	movs	r3, #1
 8009f26:	464a      	mov	r2, r9
 8009f28:	4639      	mov	r1, r7
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	47c0      	blx	r8
 8009f2e:	3001      	adds	r0, #1
 8009f30:	d09a      	beq.n	8009e68 <_printf_i+0x12c>
 8009f32:	3501      	adds	r5, #1
 8009f34:	68e3      	ldr	r3, [r4, #12]
 8009f36:	9a03      	ldr	r2, [sp, #12]
 8009f38:	1a9b      	subs	r3, r3, r2
 8009f3a:	42ab      	cmp	r3, r5
 8009f3c:	dcf2      	bgt.n	8009f24 <_printf_i+0x1e8>
 8009f3e:	e7eb      	b.n	8009f18 <_printf_i+0x1dc>
 8009f40:	2500      	movs	r5, #0
 8009f42:	f104 0919 	add.w	r9, r4, #25
 8009f46:	e7f5      	b.n	8009f34 <_printf_i+0x1f8>
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d1ac      	bne.n	8009ea6 <_printf_i+0x16a>
 8009f4c:	7803      	ldrb	r3, [r0, #0]
 8009f4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f56:	e76c      	b.n	8009e32 <_printf_i+0xf6>
 8009f58:	0800a0e5 	.word	0x0800a0e5
 8009f5c:	0800a0f6 	.word	0x0800a0f6

08009f60 <memcpy>:
 8009f60:	b510      	push	{r4, lr}
 8009f62:	1e43      	subs	r3, r0, #1
 8009f64:	440a      	add	r2, r1
 8009f66:	4291      	cmp	r1, r2
 8009f68:	d100      	bne.n	8009f6c <memcpy+0xc>
 8009f6a:	bd10      	pop	{r4, pc}
 8009f6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f74:	e7f7      	b.n	8009f66 <memcpy+0x6>

08009f76 <memmove>:
 8009f76:	4288      	cmp	r0, r1
 8009f78:	b510      	push	{r4, lr}
 8009f7a:	eb01 0302 	add.w	r3, r1, r2
 8009f7e:	d807      	bhi.n	8009f90 <memmove+0x1a>
 8009f80:	1e42      	subs	r2, r0, #1
 8009f82:	4299      	cmp	r1, r3
 8009f84:	d00a      	beq.n	8009f9c <memmove+0x26>
 8009f86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f8a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009f8e:	e7f8      	b.n	8009f82 <memmove+0xc>
 8009f90:	4283      	cmp	r3, r0
 8009f92:	d9f5      	bls.n	8009f80 <memmove+0xa>
 8009f94:	1881      	adds	r1, r0, r2
 8009f96:	1ad2      	subs	r2, r2, r3
 8009f98:	42d3      	cmn	r3, r2
 8009f9a:	d100      	bne.n	8009f9e <memmove+0x28>
 8009f9c:	bd10      	pop	{r4, pc}
 8009f9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fa2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009fa6:	e7f7      	b.n	8009f98 <memmove+0x22>

08009fa8 <_realloc_r>:
 8009fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009faa:	4607      	mov	r7, r0
 8009fac:	4614      	mov	r4, r2
 8009fae:	460e      	mov	r6, r1
 8009fb0:	b921      	cbnz	r1, 8009fbc <_realloc_r+0x14>
 8009fb2:	4611      	mov	r1, r2
 8009fb4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009fb8:	f7ff bc6c 	b.w	8009894 <_malloc_r>
 8009fbc:	b922      	cbnz	r2, 8009fc8 <_realloc_r+0x20>
 8009fbe:	f7ff fc1b 	bl	80097f8 <_free_r>
 8009fc2:	4625      	mov	r5, r4
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc8:	f000 f814 	bl	8009ff4 <_malloc_usable_size_r>
 8009fcc:	42a0      	cmp	r0, r4
 8009fce:	d20f      	bcs.n	8009ff0 <_realloc_r+0x48>
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	4638      	mov	r0, r7
 8009fd4:	f7ff fc5e 	bl	8009894 <_malloc_r>
 8009fd8:	4605      	mov	r5, r0
 8009fda:	2800      	cmp	r0, #0
 8009fdc:	d0f2      	beq.n	8009fc4 <_realloc_r+0x1c>
 8009fde:	4631      	mov	r1, r6
 8009fe0:	4622      	mov	r2, r4
 8009fe2:	f7ff ffbd 	bl	8009f60 <memcpy>
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4638      	mov	r0, r7
 8009fea:	f7ff fc05 	bl	80097f8 <_free_r>
 8009fee:	e7e9      	b.n	8009fc4 <_realloc_r+0x1c>
 8009ff0:	4635      	mov	r5, r6
 8009ff2:	e7e7      	b.n	8009fc4 <_realloc_r+0x1c>

08009ff4 <_malloc_usable_size_r>:
 8009ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ff8:	1f18      	subs	r0, r3, #4
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	bfbc      	itt	lt
 8009ffe:	580b      	ldrlt	r3, [r1, r0]
 800a000:	18c0      	addlt	r0, r0, r3
 800a002:	4770      	bx	lr

0800a004 <round>:
 800a004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a006:	ec57 6b10 	vmov	r6, r7, d0
 800a00a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800a00e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 800a012:	2c13      	cmp	r4, #19
 800a014:	463b      	mov	r3, r7
 800a016:	463d      	mov	r5, r7
 800a018:	dc17      	bgt.n	800a04a <round+0x46>
 800a01a:	2c00      	cmp	r4, #0
 800a01c:	da09      	bge.n	800a032 <round+0x2e>
 800a01e:	3401      	adds	r4, #1
 800a020:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 800a024:	d103      	bne.n	800a02e <round+0x2a>
 800a026:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a02a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a02e:	2100      	movs	r1, #0
 800a030:	e02c      	b.n	800a08c <round+0x88>
 800a032:	4a18      	ldr	r2, [pc, #96]	; (800a094 <round+0x90>)
 800a034:	4122      	asrs	r2, r4
 800a036:	4217      	tst	r7, r2
 800a038:	d100      	bne.n	800a03c <round+0x38>
 800a03a:	b19e      	cbz	r6, 800a064 <round+0x60>
 800a03c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a040:	4123      	asrs	r3, r4
 800a042:	442b      	add	r3, r5
 800a044:	ea23 0302 	bic.w	r3, r3, r2
 800a048:	e7f1      	b.n	800a02e <round+0x2a>
 800a04a:	2c33      	cmp	r4, #51	; 0x33
 800a04c:	dd0d      	ble.n	800a06a <round+0x66>
 800a04e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800a052:	d107      	bne.n	800a064 <round+0x60>
 800a054:	4630      	mov	r0, r6
 800a056:	4639      	mov	r1, r7
 800a058:	ee10 2a10 	vmov	r2, s0
 800a05c:	f7f6 f916 	bl	800028c <__adddf3>
 800a060:	4606      	mov	r6, r0
 800a062:	460f      	mov	r7, r1
 800a064:	ec47 6b10 	vmov	d0, r6, r7
 800a068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a06a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 800a06e:	f04f 30ff 	mov.w	r0, #4294967295
 800a072:	40d0      	lsrs	r0, r2
 800a074:	4206      	tst	r6, r0
 800a076:	d0f5      	beq.n	800a064 <round+0x60>
 800a078:	2201      	movs	r2, #1
 800a07a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800a07e:	fa02 f404 	lsl.w	r4, r2, r4
 800a082:	1931      	adds	r1, r6, r4
 800a084:	bf28      	it	cs
 800a086:	189b      	addcs	r3, r3, r2
 800a088:	ea21 0100 	bic.w	r1, r1, r0
 800a08c:	461f      	mov	r7, r3
 800a08e:	460e      	mov	r6, r1
 800a090:	e7e8      	b.n	800a064 <round+0x60>
 800a092:	bf00      	nop
 800a094:	000fffff 	.word	0x000fffff

0800a098 <_init>:
 800a098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a09a:	bf00      	nop
 800a09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a09e:	bc08      	pop	{r3}
 800a0a0:	469e      	mov	lr, r3
 800a0a2:	4770      	bx	lr

0800a0a4 <_fini>:
 800a0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a6:	bf00      	nop
 800a0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0aa:	bc08      	pop	{r3}
 800a0ac:	469e      	mov	lr, r3
 800a0ae:	4770      	bx	lr
