
---------- Begin Simulation Statistics ----------
final_tick                               869580653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95320                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739512                       # Number of bytes of host memory used
host_op_rate                                    95627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10685.26                       # Real time elapsed on the host
host_tick_rate                               81381343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018513507                       # Number of instructions simulated
sim_ops                                    1021795110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.869581                       # Number of seconds simulated
sim_ticks                                869580653000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.603401                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116402684                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134408906                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7871860                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185901208                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15828316                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15923843                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           95527                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236138480                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662526                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5382586                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221013711                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29932910                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56377683                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892399231                       # Number of instructions committed
system.cpu0.commit.committedOps             893221312                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1564027616                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571103                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.363314                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1130814781     72.30%     72.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    269546594     17.23%     89.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     52897850      3.38%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58545601      3.74%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13780762      0.88%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5336860      0.34%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1234219      0.08%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1938039      0.12%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29932910      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1564027616                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340882                       # Number of function calls committed.
system.cpu0.commit.int_insts                863509743                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280411799                       # Number of loads committed
system.cpu0.commit.membars                    1641837                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641843      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491113649     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281231658     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760387     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893221312                       # Class of committed instruction
system.cpu0.commit.refs                     390992069                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892399231                       # Number of Instructions Simulated
system.cpu0.committedOps                    893221312                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.917755                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.917755                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194201957                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2493584                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115459182                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             963851545                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               693277973                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                678964464                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5391910                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3977503                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2921455                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236138480                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169737522                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    877368375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3883030                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     979774830                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               15762368                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137979                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         689508081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132231000                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572498                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1574757759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895647                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               872418159     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               523641197     33.25%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108467615      6.89%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56396202      3.58%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5004881      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4955934      0.31%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  561925      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643497      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668349      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1574757759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      136644894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5426329                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226968159                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542587                       # Inst execution rate
system.cpu0.iew.exec_refs                   410737185                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112942937                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159396448                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302641345                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1997312                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1535791                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117181485                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          949589981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297794248                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4392496                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928585096                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                785418                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3049405                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5391910                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4524688                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16645981                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14301                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9991                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3758617                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22229546                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6601215                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9991                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       732432                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4693897                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                374373491                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920468995                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891413                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333721428                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537845                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920515894                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131786439                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588200912                       # number of integer regfile writes
system.cpu0.ipc                              0.521443                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.521443                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643322      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508079982     54.46%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839399      0.84%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639152      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300246754     32.18%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113528937     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932977593                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     999931                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001072                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 174726     17.47%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                756855     75.69%     93.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                68348      6.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932334153                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3441772038                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920468949                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1005967525                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 943620225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932977593                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5969756                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56368665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59259                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3503627                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30634306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1574757759                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592458                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801923                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          890787030     56.57%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          482030699     30.61%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167602828     10.64%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26497761      1.68%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5126869      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             816552      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1696290      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             117861      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81869      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1574757759                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545154                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15331668                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2811292                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302641345                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117181485                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1711402653                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27759343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168815646                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569156426                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3780857                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               699140698                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8822205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8440                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1168027794                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             957644976                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613632353                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                674843424                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12859058                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5391910                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26431080                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44475919                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1168027754                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135001                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4575                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10679509                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4568                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2483674669                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1909932542                       # The number of ROB writes
system.cpu0.timesIdled                       25530446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.554879                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11296964                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13204348                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3046301                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18161284                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            229497                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         313295                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           83798                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20540779                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23624                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819635                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2170320                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300273                       # Number of branches committed
system.cpu1.commit.bw_lim_events               734733                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       30094639                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844578                       # Number of instructions committed
system.cpu1.commit.committedOps              42664412                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232771524                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183289                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.776745                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213073708     91.54%     91.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9687049      4.16%     95.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4224822      1.82%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3113204      1.34%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1099492      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       198422      0.09%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       560493      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79601      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       734733      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232771524                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317223                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178720                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552307                       # Number of loads committed
system.cpu1.commit.membars                    1639360                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639360      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988199     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371942     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664770      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664412                       # Class of committed instruction
system.cpu1.commit.refs                      16036724                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844578                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664412                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.697751                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.697751                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176879349                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               879927                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10359010                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81964679                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16580572                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39861672                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2171306                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               727536                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2370376                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20540779                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12887271                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220172252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               467939                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      92791312                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6094574                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086154                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14643710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11526461                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.389193                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237863275                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.402829                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.887757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180825816     76.02%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33898964     14.25%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14465178      6.08%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4651753      1.96%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1767234      0.74%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1621788      0.68%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  600416      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3692      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28434      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237863275                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         556731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2209947                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13416717                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220100                       # Inst execution rate
system.cpu1.iew.exec_refs                    18198611                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5267374                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154239174                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19943944                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2031563                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1413966                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8217778                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72749339                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12931237                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1767924                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52476278                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                830576                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               760033                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2171306                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2285575                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          216552                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12773                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1985                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2391                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8391637                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3733361                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1985                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       621508                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1588439                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25420436                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51583992                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777730                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19770228                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216358                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51610364                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67542164                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32295838                       # number of integer regfile writes
system.cpu1.ipc                              0.175508                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175508                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639559      3.02%      3.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33894596     62.49%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14104470     26.00%     91.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4605425      8.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54244202                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     919498                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016951                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 144867     15.76%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677377     73.67%     89.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97252     10.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53524127                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347331785                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51583980                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102835282                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66668529                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54244202                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6080810                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       30084926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60634                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3621203                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21271816                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237863275                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228048                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658092                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202832166     85.27%     85.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22924296      9.64%     94.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7742131      3.25%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2592654      1.09%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1195840      0.50%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             303014      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             179314      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67512      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26348      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237863275                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227515                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12823179                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2293400                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19943944                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8217778                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu1.numCycles                       238420006                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1500735150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161220887                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214624                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3752857                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19117305                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                759911                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10388                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98569423                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77701392                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49598096                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38573954                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11476296                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2171306                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16753082                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22383472                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98569411                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26741                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9403932                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           829                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304794828                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150614242                       # The number of ROB writes
system.cpu1.timesIdled                          16077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.950275                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10885304                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12813736                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2909233                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17905055                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            233395                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         338121                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          104726                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20305920                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        23839                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819660                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1991839                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10235902                       # Number of branches committed
system.cpu2.commit.bw_lim_events               707940                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30097285                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41670742                       # Number of instructions committed
system.cpu2.commit.committedOps              42490603                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232858285                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182474                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772274                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213161563     91.54%     91.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9692500      4.16%     95.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4252469      1.83%     97.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3115591      1.34%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1078222      0.46%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       209833      0.09%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       560350      0.24%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79817      0.03%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       707940      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232858285                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318433                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40011183                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11492729                       # Number of loads committed
system.cpu2.commit.membars                    1639385                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639385      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24885710     58.57%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12312389     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652978      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42490603                       # Class of committed instruction
system.cpu2.commit.refs                      15965379                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41670742                       # Number of Instructions Simulated
system.cpu2.committedOps                     42490603                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.723294                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.723294                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            178123467                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               922518                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9951183                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              81481498                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16179321                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39127516                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1992860                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               757546                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2360855                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20305920                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12548785                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220479547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               480950                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      92256427                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5820508                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.085142                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14394205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11118699                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.386829                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237784019                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.400779                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.890020                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181674509     76.40%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32663580     13.74%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14673979      6.17%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4747609      2.00%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1766189      0.74%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1627653      0.68%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  599541      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3488      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27471      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237784019                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         709901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2033118                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13380195                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219885                       # Inst execution rate
system.cpu2.iew.exec_refs                    18160514                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5244308                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              155812317                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19926370                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2031663                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1387411                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8181925                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72577751                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12916206                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1599338                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52441352                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                831835                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               792581                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1992860                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2320259                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        37935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          211297                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12202                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2099                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2091                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8433641                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3709275                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2099                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       620365                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1412753                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25271676                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51531036                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781554                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19751190                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.216069                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51555834                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67499032                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32302306                       # number of integer regfile writes
system.cpu2.ipc                              0.174725                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174725                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639598      3.03%      3.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33732614     62.42%     65.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     65.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   87      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14086091     26.07%     91.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4582238      8.48%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54040690                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     912535                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016886                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 138867     15.22%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                     11      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677159     74.21%     89.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96496     10.57%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53313613                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         346835279                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51531024                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        102665932                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66495171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54040690                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6082580                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30087147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57371                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3622917                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21322084                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237784019                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.227268                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.657231                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202931121     85.34%     85.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22752470      9.57%     94.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7739473      3.25%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2586204      1.09%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1204163      0.51%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             305951      0.13%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             173683      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              65475      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              25479      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237784019                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.226591                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12784356                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2270091                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19926370                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8181925                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       238493920                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1500661249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162793704                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27117657                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3656106                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18539921                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                604764                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8860                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             98010150                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77344131                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49535121                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37935021                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11358109                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1992860                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16496753                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22417464                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        98010138                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25760                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9495565                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           788                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   304737245                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150106047                       # The number of ROB writes
system.cpu2.timesIdled                          16794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.453346                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11384808                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11803435                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3038183                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17776467                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212713                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         310880                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           98167                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20460350                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21997                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819645                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2192065                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573920                       # Number of branches committed
system.cpu3.commit.bw_lim_events               641256                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29677057                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598956                       # Number of instructions committed
system.cpu3.commit.committedOps              43418783                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234572308                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185098                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.770336                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214305390     91.36%     91.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9988144      4.26%     95.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4356026      1.86%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3209253      1.37%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1167509      0.50%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       219503      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       603360      0.26%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        81867      0.03%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       641256      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234572308                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292141                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40879902                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834449                       # Number of loads committed
system.cpu3.commit.membars                    1639334                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639334      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387776     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654094     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737438      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43418783                       # Class of committed instruction
system.cpu3.commit.refs                      16391544                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598956                       # Number of Instructions Simulated
system.cpu3.committedOps                     43418783                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.637377                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.637377                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177756159                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               852035                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10453002                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82652054                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16390426                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41218452                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2193056                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               919566                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2116409                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20460350                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12878339                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221712795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               456224                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      92290530                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6078348                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085200                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14922525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11597521                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.384310                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239674502                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.397407                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.881680                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               182853123     76.29%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33446497     13.95%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15211407      6.35%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4216568      1.76%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2070310      0.86%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  869164      0.36%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  977039      0.41%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3233      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27161      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239674502                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         471853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2233668                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13529047                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222177                       # Inst execution rate
system.cpu3.iew.exec_refs                    18813713                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5391240                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157006643                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20048294                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1972624                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1582051                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8269140                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73071224                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13422473                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1639709                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53354983                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                935700                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               898351                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2193056                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2753907                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        44065                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          228392                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15386                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2049                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         2030                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8213845                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3712045                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2049                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       795951                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1437717                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25487732                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52343656                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.779902                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19877928                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217966                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52373417                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68500476                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32808617                       # number of integer regfile writes
system.cpu3.ipc                              0.177387                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177387                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639564      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33984485     61.80%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14632538     26.61%     91.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4737960      8.62%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54994692                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     922097                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016767                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 137307     14.89%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685661     74.36%     89.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99127     10.75%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54277211                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350650467                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52343644                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        102724646                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67164864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54994692                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5906360                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29652440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64510                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3446734                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     21144554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239674502                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229456                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.661372                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204601455     85.37%     85.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22333070      9.32%     94.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8257076      3.45%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2687304      1.12%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1273024      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             259858      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             171586      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              64376      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26753      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239674502                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229005                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12493243                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2330326                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20048294                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8269140                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    230                       # number of misc regfile reads
system.cpu3.numCycles                       240146355                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1499008826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              163321259                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610815                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3195624                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19025959                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                654618                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7569                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98650314                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78112554                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49932217                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39957836                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10765676                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2193056                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15148543                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22321402                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98650302                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27849                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               865                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7545577                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           854                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   307025488                       # The number of ROB reads
system.cpu3.rob.rob_writes                  151297598                       # The number of ROB writes
system.cpu3.timesIdled                          13119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4217875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8365066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       345941                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        69467                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55412762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4293903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111088088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4363370                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1261352                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3066867                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1080217                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1040                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            570                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2954904                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2954848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1261352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12581266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12581266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    466116288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               466116288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4217982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4217982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4217982                       # Request fanout histogram
system.membus.respLayer1.occupancy        22730843750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21837196501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5474306598.540146                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32147790137.247665                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266298019500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119600649000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 749980004000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12513149                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12513149                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12513149                       # number of overall hits
system.cpu2.icache.overall_hits::total       12513149                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        35636                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35636                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        35636                       # number of overall misses
system.cpu2.icache.overall_misses::total        35636                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1147714999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1147714999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1147714999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1147714999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12548785                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12548785                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12548785                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12548785                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002840                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002840                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002840                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002840                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32206.616876                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32206.616876                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32206.616876                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32206.616876                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    29.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25182                       # number of writebacks
system.cpu2.icache.writebacks::total            25182                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10422                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10422                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10422                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25214                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25214                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25214                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25214                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    773899499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    773899499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    773899499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    773899499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30693.245776                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30693.245776                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30693.245776                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30693.245776                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25182                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12513149                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12513149                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        35636                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35636                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1147714999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1147714999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12548785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12548785                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002840                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002840                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32206.616876                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32206.616876                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10422                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25214                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25214                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    773899499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    773899499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30693.245776                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30693.245776                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986907                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12484492                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25182                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           495.770471                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353772000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986907                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25122784                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25122784                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13654911                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13654911                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13654911                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13654911                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2517254                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2517254                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2517254                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2517254                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 345767414573                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 345767414573                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 345767414573                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 345767414573                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16172165                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16172165                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16172165                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16172165                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155653                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155653                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155653                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155653                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137358.969168                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137358.969168                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137358.969168                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137358.969168                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2449698                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       391800                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36686                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4610                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.774737                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.989154                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986953                       # number of writebacks
system.cpu2.dcache.writebacks::total           986953                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1937716                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1937716                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1937716                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1937716                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579538                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579538                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579538                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579538                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  71006139037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  71006139037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  71006139037                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71006139037                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035836                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035836                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035836                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035836                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122521.972739                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122521.972739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122521.972739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122521.972739                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986953                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11053195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11053195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1466385                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1466385                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 159402616500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 159402616500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12519580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12519580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108704.478360                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108704.478360                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1185913                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1185913                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280472                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280472                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31629892500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31629892500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022403                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022403                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112773.797384                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112773.797384                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2601716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2601716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1050869                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1050869                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 186364798073                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 186364798073                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287706                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287706                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177343.511011                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177343.511011                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       751803                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       751803                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39376246537                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39376246537                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081878                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081878                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 131664.069259                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 131664.069259                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5254000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5254000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.366920                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.366920                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27222.797927                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27222.797927                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          117                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       422000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       422000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.144487                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.144487                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5552.631579                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5552.631579                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          155                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       808000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       808000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.432961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.432961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5212.903226                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5212.903226                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.424581                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.424581                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4467.105263                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4467.105263                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       367000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       367000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       344000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       344000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400210                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400210                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419450                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419450                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44821511000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44821511000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511737                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511737                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106857.816188                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106857.816188                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419450                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419450                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44402061000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44402061000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511737                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511737                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105857.816188                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105857.816188                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.891562                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15053779                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998776                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.072227                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353783500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.891562                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.902861                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.902861                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34984222                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34984222                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6140548745.901639                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34027392665.452866                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266298176500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120433706000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 749146947000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12853015                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12853015                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12853015                       # number of overall hits
system.cpu3.icache.overall_hits::total       12853015                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25324                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25324                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25324                       # number of overall misses
system.cpu3.icache.overall_misses::total        25324                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    715798000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    715798000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    715798000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    715798000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12878339                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12878339                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12878339                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12878339                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001966                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001966                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28265.597852                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28265.597852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28265.597852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28265.597852                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19335                       # number of writebacks
system.cpu3.icache.writebacks::total            19335                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5957                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5957                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5957                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5957                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19367                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19367                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19367                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19367                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    523117500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    523117500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    523117500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    523117500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001504                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001504                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001504                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001504                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27010.765736                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27010.765736                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27010.765736                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27010.765736                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19335                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12853015                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12853015                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25324                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25324                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    715798000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    715798000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12878339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12878339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28265.597852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28265.597852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5957                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5957                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19367                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19367                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    523117500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    523117500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001504                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001504                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27010.765736                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27010.765736                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986689                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12832629                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19335                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           663.699457                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360604000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986689                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25776045                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25776045                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14118129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14118129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14118129                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14118129                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2590522                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2590522                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2590522                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2590522                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 339951392553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 339951392553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 339951392553                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 339951392553                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16708651                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16708651                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16708651                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16708651                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.155041                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155041                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.155041                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155041                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 131228.915467                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 131228.915467                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 131228.915467                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 131228.915467                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2634001                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       563126                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            40611                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6588                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.859299                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.477535                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998369                       # number of writebacks
system.cpu3.dcache.writebacks::total           998369                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2003006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2003006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2003006                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2003006                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587516                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587516                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70575899652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70575899652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70575899652                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70575899652                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035162                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035162                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035162                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035162                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120125.919383                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120125.919383                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120125.919383                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120125.919383                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998369                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11443861                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11443861                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1527757                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1527757                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 160936166500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 160936166500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12971618                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12971618                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117777                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117777                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105341.468899                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105341.468899                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1243581                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1243581                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284176                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284176                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31384730500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31384730500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110441.172020                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110441.172020                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2674268                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2674268                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1062765                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1062765                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 179015226053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 179015226053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737033                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737033                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284387                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284387                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168442.906995                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168442.906995                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       759425                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       759425                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303340                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303340                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39191169152                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39191169152                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081171                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081171                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129198.817011                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129198.817011                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          351                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5509000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5509000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.358318                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.358318                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28107.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28107.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           74                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.135283                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.135283                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       983000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       983000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.430851                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.430851                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6067.901235                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6067.901235                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.420213                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.420213                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5348.101266                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5348.101266                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       316000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       316000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       296000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       296000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396706                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396706                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422939                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422939                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45051504500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45051504500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819645                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819645                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516003                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516003                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106520.099825                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106520.099825                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422939                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422939                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44628565500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44628565500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516003                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516003                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105520.099825                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105520.099825                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.510834                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15525468                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010238                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.368129                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360615500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.510834                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.859714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.859714                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36068705                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36068705                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1261788818.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3315339435.359427                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11192605000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   855700976000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13879677000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141182080                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141182080                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141182080                       # number of overall hits
system.cpu0.icache.overall_hits::total      141182080                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28555442                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28555442                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28555442                       # number of overall misses
system.cpu0.icache.overall_misses::total     28555442                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 371343379994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 371343379994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 371343379994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 371343379994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169737522                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169737522                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169737522                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169737522                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.168233                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.168233                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.168233                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.168233                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13004.294593                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13004.294593                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13004.294593                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13004.294593                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2824                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26964320                       # number of writebacks
system.cpu0.icache.writebacks::total         26964320                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1591088                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1591088                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1591088                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1591088                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26964354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26964354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26964354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26964354                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329721585498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329721585498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329721585498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329721585498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158859                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158859                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158859                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158859                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12228.054323                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12228.054323                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12228.054323                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12228.054323                       # average overall mshr miss latency
system.cpu0.icache.replacements              26964320                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141182080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141182080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28555442                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28555442                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 371343379994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 371343379994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169737522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169737522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.168233                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.168233                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13004.294593                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13004.294593                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1591088                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1591088                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26964354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26964354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329721585498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329721585498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158859                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158859                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12228.054323                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12228.054323                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168146201                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26964321                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.235877                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        366439397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       366439397                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343935251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343935251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343935251                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343935251                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42916676                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42916676                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42916676                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42916676                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 991931215865                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 991931215865                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 991931215865                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 991931215865                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386851927                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386851927                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386851927                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386851927                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110938                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110938                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110938                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110938                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23112.955343                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23112.955343                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23112.955343                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23112.955343                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4116128                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       198273                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2291                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.776359                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.544304                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25513893                       # number of writebacks
system.cpu0.dcache.writebacks::total         25513893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17811111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17811111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17811111                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17811111                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25105565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25105565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25105565                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25105565                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 426958407472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 426958407472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 426958407472                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 426958407472                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17006.524548                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17006.524548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17006.524548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17006.524548                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25513893                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248429517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248429517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28664952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28664952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 583099223000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 583099223000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    277094469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    277094469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20341.887298                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20341.887298                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7797565                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7797565                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20867387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20867387                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 326433562000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 326433562000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075308                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075308                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15643.240910                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15643.240910                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95505734                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95505734                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14251724                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14251724                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 408831992865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 408831992865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28686.493849                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28686.493849                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10013546                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10013546                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4238178                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4238178                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100524845472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100524845472                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038614                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23718.882376                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23718.882376                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1684                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1350                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1350                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12102500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12102500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444957                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444957                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8964.814815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8964.814815                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1320                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1320                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1550500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009888                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009888                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51683.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51683.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2125000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2125000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2943                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2943                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.093442                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.093442                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7727.272727                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7727.272727                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1854000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1854000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092083                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092083                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6841.328413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6841.328413                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401865                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401865                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       418002                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       418002                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45263131500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45263131500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509841                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509841                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108284.485481                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108284.485481                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       418002                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       418002                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44845129500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44845129500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509841                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509841                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107284.485481                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107284.485481                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948573                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369864679                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25523273                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.491272                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948573                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998393                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998393                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800878847                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800878847                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26925566                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24135585                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               19576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60930                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51301234                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26925566                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24135585                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18880                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63395                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              19576                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61376                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15926                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60930                       # number of overall hits
system.l2.overall_hits::total                51301234                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             38787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1377871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927176                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925719                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937563                       # number of demand (read+write) misses
system.l2.demand_misses::total                4220044                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            38787                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1377871                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3849                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927176                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5638                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925719                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3441                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937563                       # number of overall misses
system.l2.overall_misses::total               4220044                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3346025500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 147651827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    360079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 113181665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    511696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 112806239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    313318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112614189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     490785039000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3346025500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 147651827000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    360079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 113181665000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    511696500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 112806239000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    313318000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112614189000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    490785039000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26964353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25513456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990571                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55521278                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26964353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25513456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990571                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55521278                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.169343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.936002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.223606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.937822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.177673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.938978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.169343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.936002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.223606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.937822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.177673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.938978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86266.674401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107159.398086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93551.312029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122071.392055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90758.513657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121857.970939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91054.344667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120113.729957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116298.559683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86266.674401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107159.398086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93551.312029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122071.392055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90758.513657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121857.970939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91054.344667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120113.729957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116298.559683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3066867                       # number of writebacks
system.l2.writebacks::total                   3066867                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            515                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            717                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            737                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            633                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3843                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           515                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           717                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           737                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           633                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3843                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        38695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1377356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4216201                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        38695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1377356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4216201                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2954149500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 133839613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    297161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103865042001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    429223000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103501720502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    255927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103196501004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 448339337507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2954149500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 133839613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    297161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103865042001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    429223000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103501720502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    255927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103196501004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 448339337507                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.152624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.207385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.937075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.159085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.938344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.152624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.207385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.937075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.159085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.938344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76344.476030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97171.401584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85662.006342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112109.701564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82085.102314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111895.929328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83066.212269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110143.234824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106337.277921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76344.476030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97171.401584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85662.006342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112109.701564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82085.102314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111895.929328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83066.212269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110143.234824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106337.277921                       # average overall mshr miss latency
system.l2.replacements                        8509117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7107840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7107840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7107840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7107840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48222918                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48222918                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48222918                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48222918                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1623500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1653000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969388                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.108108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.113636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.509346                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17089.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15165.137615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1898500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        80500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       102500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2185000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969388                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.108108                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.113636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.509346                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19984.210526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20045.871560                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.260870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.185185                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.257143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       359500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        84000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       726500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.260870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.185185                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.257143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19972.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20180.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3747142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3821822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         899430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2954849                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97572490500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82537960500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82161538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82207655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  344479644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4646572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6776671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.193569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108482.583970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120868.152490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120381.089270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119136.176491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116581.132911                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       899429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2954848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88578149500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75709200500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75336418000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75307344002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314931112002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98482.647880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110868.152490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110381.089270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109136.175044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106581.154767                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26925566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         19576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26979948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        38787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            51715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3346025500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    360079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    511696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    313318000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4531119000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26964353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27031663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.169343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.223606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.177673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86266.674401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93551.312029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90758.513657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91054.344667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87617.113023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          380                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          409                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1241                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        38695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        50474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2954149500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    297161500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    429223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    255927000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3936461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.152624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.207385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.159085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76344.476030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85662.006342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82085.102314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83066.212269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77989.875976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20388443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        36748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        36059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20499464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       478441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1213480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50079336500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30643704500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30644701000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30406534000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 141774276000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20866884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21712944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.868736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.872849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104671.916704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125434.729840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126002.545157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122838.800640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116832.808122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          717                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          737                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2601                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       477927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       246899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1210879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45261463500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28155841501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  28165302502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27889157002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129471764505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.862198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.866103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.870616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94703.717304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115590.338821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116159.947631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112957.756014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106923.783883                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             116                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.958678                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          116                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       688000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       648000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       360500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       598500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2295000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.958678                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19657.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19636.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20027.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19950                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19784.482759                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   110848265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8509122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.026992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.291017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.731143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.044667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.199366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.042878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.197823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.029159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.433792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.535797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.328823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 895329274                       # Number of tag accesses
system.l2.tags.data_accesses                895329274                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2476416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88150784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        222016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59293376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        334656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59198848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        197184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59963520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          269836800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2476416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       222016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       334656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       197184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3230272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196279488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196279488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          38694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1377356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4216200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3066867                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3066867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2847828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101371602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           255314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68186172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           384848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68077467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           226758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68956824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310306812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2847828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       255314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       384848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       226758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3714747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225717405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225717405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225717405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2847828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101371602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          255314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68186172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          384848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68077467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          226758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68956824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            536024216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2988010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     38694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1287531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003481828000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8681265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2814450                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4216200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3066867                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4216200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3066867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104797                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78857                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            373333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            258022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            262649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           264922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           256979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            188875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            192540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168203                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195945461250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20557015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            273034267500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47659.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66409.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600215                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4216200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3066867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1197618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1103677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  850643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  456361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  123868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   76298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   67240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4108529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.589023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.939410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.371280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3105953     75.60%     75.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       734749     17.88%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103295      2.51%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        42476      1.03%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22201      0.54%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14290      0.35%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11090      0.27%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8991      0.22%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65484      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4108529                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.223529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.820031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.167847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185000    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.582817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172305     93.14%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              752      0.41%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9342      5.05%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2033      1.10%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              441      0.24%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               98      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185001                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              263129792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6707008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191231360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               269836800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196279488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  869580544000                       # Total gap between requests
system.mem_ctrls.avgGap                     119397.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2476416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82401984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       222016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59021632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       334656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58903296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       197184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59572608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191231360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2847827.848350255284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94760599.509336143732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 255313.867936295952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67873671.977842405438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 384847.568590052368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67737587.993462413549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 226757.574837626948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68507283.130642518401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219912160.350237250328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        38694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1377356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3066867                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1343770000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77338949250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    150763000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  65084664500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    208629250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64780191000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    126046500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64001254000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21021486540750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34728.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56150.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43460.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70250.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39898.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70034.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40910.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68309.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6854384.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14595723660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7757784540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14022645840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7667934660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68643609840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     183166301730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     179673664320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       475527664590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.847107                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 464835335500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29037060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 375708257500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14739273360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7834083015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15332771580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7929373140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68643609840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     312345501480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70891180320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497715792735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.363002                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180889893750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29037060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 659653699250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6198548095.041323                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34157078668.035210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266297968000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119556333500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 750024319500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12858466                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12858466                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12858466                       # number of overall hits
system.cpu1.icache.overall_hits::total       12858466                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        28805                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         28805                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        28805                       # number of overall misses
system.cpu1.icache.overall_misses::total        28805                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    816776498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    816776498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    816776498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    816776498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12887271                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12887271                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12887271                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12887271                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002235                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28355.372262                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28355.372262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28355.372262                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28355.372262                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22697                       # number of writebacks
system.cpu1.icache.writebacks::total            22697                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6076                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6076                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6076                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6076                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22729                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22729                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22729                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22729                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    610038498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    610038498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    610038498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    610038498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001764                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001764                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001764                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001764                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26839.654098                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26839.654098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26839.654098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26839.654098                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22697                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12858466                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12858466                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        28805                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        28805                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    816776498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    816776498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12887271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12887271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28355.372262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28355.372262                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6076                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6076                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22729                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22729                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    610038498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    610038498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26839.654098                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26839.654098                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987140                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12780644                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22697                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           563.098383                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346405000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987140                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25797271                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25797271                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13675836                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13675836                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13675836                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13675836                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2522174                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2522174                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2522174                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2522174                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 346535375573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 346535375573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 346535375573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 346535375573                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16198010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16198010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16198010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16198010                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155709                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155709                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155709                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155709                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 137395.507040                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137395.507040                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 137395.507040                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137395.507040                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2520417                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       267767                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39489                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3257                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.825800                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.212772                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990241                       # number of writebacks
system.cpu1.dcache.writebacks::total           990241                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1938872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1938872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1938872                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1938872                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583302                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583302                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71196762466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71196762466                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71196762466                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71196762466                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036011                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036011                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036011                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036011                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 122058.149065                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122058.149065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 122058.149065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122058.149065                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990241                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11065821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11065821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1467820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1467820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158630140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158630140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12533641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12533641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108071.929801                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108071.929801                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1184776                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1184776                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31654666000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31654666000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111836.555447                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111836.555447                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2610015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2610015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1054354                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1054354                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 187905235573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 187905235573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 178218.355100                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178218.355100                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       754096                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       754096                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300258                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300258                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39542096466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39542096466                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081940                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 131693.731611                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 131693.731611                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5271000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5271000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345794                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345794                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28491.891892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28491.891892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.136449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.136449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7253.424658                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7253.424658                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       940000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       940000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.419355                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.419355                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6025.641026                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6025.641026                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       804000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       804000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.408602                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.408602                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5289.473684                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5289.473684                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       258500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       258500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401505                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418130                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418130                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45040215000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45040215000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819635                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819635                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510142                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510142                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107718.209648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107718.209648                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418130                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418130                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44622085000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44622085000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510142                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510142                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106718.209648                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106718.209648                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.601638                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15078913                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.060359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346416500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.601638                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35038365                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35038365                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 869580653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48746989                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10174707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48413128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5442250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1145                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1819                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6818127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6818127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27031664                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21715330                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80893026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76551419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2973352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        58069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3007642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166609840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3451435008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3265750016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2907264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126771328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3225344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126338816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2476928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127798976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7106703680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8554484                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199089216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64076237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312496                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59475244     92.82%     92.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4378958      6.83%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52241      0.08%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 104483      0.16%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  55887      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9424      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64076237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111065025473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1499230230                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38037471                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1516337906                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29241516                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38286365614                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40484036805                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502923190                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34292483                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1408020918000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129527                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740536                       # Number of bytes of host memory used
host_op_rate                                   129810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11615.20                       # Real time elapsed on the host
host_tick_rate                               46356537                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504478290                       # Number of instructions simulated
sim_ops                                    1507764468                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.538440                       # Number of seconds simulated
sim_ticks                                538440265000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.926431                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72675369                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72728875                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3477526                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107148915                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7598                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12981                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5383                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107821265                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2119                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1025                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3474919                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46231180                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8151274                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4443                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      157947897                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191920507                       # Number of instructions committed
system.cpu0.commit.committedOps             191921303                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1044525952                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.028847                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    995605115     95.32%     95.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12518334      1.20%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13601667      1.30%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2163982      0.21%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1542339      0.15%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       755823      0.07%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       762900      0.07%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9424518      0.90%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8151274      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1044525952                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14037                       # Number of function calls committed.
system.cpu0.commit.int_insts                191310887                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57181322                       # Number of loads committed
system.cpu0.commit.membars                       1234                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1285      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       134000223     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57182291     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735766      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191921303                       # Class of committed instruction
system.cpu0.commit.refs                      57918151                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191920507                       # Number of Instructions Simulated
system.cpu0.committedOps                    191921303                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.568033                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.568033                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            889134754                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2711                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62579372                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369617980                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38849446                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117118796                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3475818                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8126                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             18174389                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107821265                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70408520                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    990844564                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               679037                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     431980856                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6956850                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100898                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72430127                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72682967                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.404242                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1066753203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.404951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.789798                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               780923552     73.21%     73.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177732511     16.66%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86920599      8.15%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6352457      0.60%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13797566      1.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4331      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1018390      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     635      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3162      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1066753203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1866521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3564755                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59509880                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396859                       # Inst execution rate
system.cpu0.iew.exec_refs                   237326617                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    752113                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              253655256                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99864903                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3467                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1316625                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1144484                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348684178                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            236574504                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2358618                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            424091193                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2310759                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            427858978                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3475818                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            432204999                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16666767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104722                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          740                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42683581                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       407655                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1613748                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1951007                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238713243                       # num instructions consuming a value
system.cpu0.iew.wb_count                    259531403                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.704494                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168172110                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.242866                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     260457951                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               515866424                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200205625                       # number of integer regfile writes
system.cpu0.ipc                              0.179597                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.179597                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2036      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187868642     44.05%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1396      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  331      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           237748166     55.75%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             828919      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426449810                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30597567                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071750                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1199564      3.92%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29396035     96.07%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1967      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             457045021                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1955160827                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    259531084                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        505446894                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348679360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426449810                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4818                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156762878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4911076                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           375                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127529178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1066753203                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.399764                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.105238                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          887420284     83.19%     83.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79849225      7.49%     90.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33955283      3.18%     93.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15542202      1.46%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28038789      2.63%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15349379      1.44%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3868524      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1885918      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             843599      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1066753203                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399066                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2141078                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          431537                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99864903                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1144484                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1075                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1068619724                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8260806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              726351315                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144961766                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27072242                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47077548                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             149725984                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1151677                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            494681792                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359000253                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          268877973                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123269013                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                845248                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3475818                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            166461993                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               123916215                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       494681480                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        117516                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2443                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                106937553                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2420                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1386234518                       # The number of ROB reads
system.cpu0.rob.rob_writes                  721986597                       # The number of ROB writes
system.cpu0.timesIdled                          19707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  751                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.941784                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56588592                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56621555                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2883133                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81157369                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              3994                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7530                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3536                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81900967                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           851                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2882104                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34037878                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6418259                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120921600                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141413654                       # Number of instructions committed
system.cpu1.commit.committedOps             141414928                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    798006997                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.013017                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    762061337     95.50%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9173870      1.15%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9997997      1.25%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1538523      0.19%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1297645      0.16%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       520166      0.07%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       502387      0.06%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6496813      0.81%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6418259      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    798006997                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5945                       # Number of function calls committed.
system.cpu1.commit.int_insts                140805234                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41905652                       # Number of loads committed
system.cpu1.commit.membars                       1826                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1826      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98875259     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41906503     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        631004      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141414928                       # Class of committed instruction
system.cpu1.commit.refs                      42537507                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141413654                       # Number of Instructions Simulated
system.cpu1.committedOps                    141414928                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.767476                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.767476                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            677710742                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1088                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48076097                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278975529                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30131699                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91397191                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2882803                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3016                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13212911                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81900967                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53907069                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    757234523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               624331                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     328791640                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5767664                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100418                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55216991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56592586                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.403129                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         815335346                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.403264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.786502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               597247462     73.25%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135725358     16.65%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65885229      8.08%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6713235      0.82%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8710765      1.07%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4285      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1048373      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     586      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           815335346                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         264493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2961560                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44614900                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.381545                       # Inst execution rate
system.cpu1.iew.exec_refs                   170967598                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    652982                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              192920373                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74876554                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2765                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1284269                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1027691                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261209216                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            170314616                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2061031                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311187855                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1698692                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            328251820                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2882803                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            331358219                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11966259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63364                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          713                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32970902                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       395836                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           206                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1220307                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1741253                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179535647                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194197283                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701804                       # average fanout of values written-back
system.cpu1.iew.wb_producers                125998826                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238104                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     194977572                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               380087712                       # number of integer regfile reads
system.cpu1.int_regfile_writes              149713966                       # number of integer regfile writes
system.cpu1.ipc                              0.173386                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173386                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2325      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141122547     45.05%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 368      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171419217     54.72%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             704205      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313248886                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21683407                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069221                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 949419      4.38%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20733949     95.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334929968                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1467408555                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194197283                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        381003696                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261204457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313248886                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4759                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119794288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3892030                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           593                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95641194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    815335346                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.384196                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.087144                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          683317231     83.81%     83.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59014885      7.24%     91.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25074865      3.08%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11631674      1.43%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20349299      2.50%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10734093      1.32%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3079560      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1425684      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             708055      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      815335346                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.384072                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1664273                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          444352                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74876554                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1027691                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    499                       # number of misc regfile reads
system.cpu1.numCycles                       815599839                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   261164098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              553557713                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106748235                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              20021398                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36473970                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             114794950                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               859068                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            372016932                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269895566                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202141405                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95363582                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                807226                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2882803                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            126998746                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95393170                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       372016932                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         58532                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2042                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76790887                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2000                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1053922796                       # The number of ROB reads
system.cpu1.rob.rob_writes                  542019083                       # The number of ROB writes
system.cpu1.timesIdled                           3996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.962143                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39362310                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39377217                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2343589                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56569856                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3954                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7473                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3519                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57341919                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          434                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           826                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2342439                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22654319                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4649522                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86621091                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94518492                       # Number of instructions committed
system.cpu2.commit.committedOps              94519788                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    545876308                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173152                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.002104                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    521537541     95.54%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6609992      1.21%     96.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6563236      1.20%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1107481      0.20%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       859551      0.16%     98.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       351387      0.06%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       313620      0.06%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3883978      0.71%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4649522      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    545876308                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5821                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93910083                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491758                       # Number of loads committed
system.cpu2.commit.membars                       1848                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1848      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66421607     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492584     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        603413      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94519788                       # Class of committed instruction
system.cpu2.commit.refs                      28095997                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94518492                       # Number of Instructions Simulated
system.cpu2.committedOps                     94519788                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.913516                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.913516                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            458042210                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1174                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32690649                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194619324                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22343522                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67360196                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2343168                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2911                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8573121                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57341919                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38043876                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    517250901                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               573767                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     233076239                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4688636                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.102591                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39066998                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39366264                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.416999                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         558662217                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.417211                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.804864                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               404921335     72.48%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95632306     17.12%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46023171      8.24%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5153900      0.92%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5822107      1.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6224      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1102642      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     488      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           558662217                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         274430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2415108                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30132241                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.362103                       # Inst execution rate
system.cpu2.iew.exec_refs                   106895623                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    629194                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              140072012                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51300800                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2634                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1216991                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              982383                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180217784                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106266429                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1778381                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202392829                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1189674                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            213375910                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2343168                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            215489751                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7467373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           45090                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          618                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23809042                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       378144                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           272                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       953399                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1461709                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121821417                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131346982                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694672                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84625874                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.234994                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     131937146                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248758368                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101179849                       # number of integer regfile writes
system.cpu2.ipc                              0.169104                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169104                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2311      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96207575     47.12%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 499      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107286821     52.55%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             673780      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204171210                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12943703                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.063396                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 616532      4.76%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12327142     95.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217112602                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         982717152                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131346982                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        265916046                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180213156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204171210                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4628                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85697996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2768812                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           522                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69193112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    558662217                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.365465                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.055235                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          470853200     84.28%     84.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40304633      7.21%     91.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16738471      3.00%     94.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7917550      1.42%     95.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12941577      2.32%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6455547      1.16%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2052280      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             912410      0.16%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             486549      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      558662217                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.365285                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1598866                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          441994                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51300800                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             982383                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    463                       # number of misc regfile reads
system.cpu2.numCycles                       558936647                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   517827846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              377701174                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71264108                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              13141319                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26838627                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              73823785                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               698678                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257757264                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187367211                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140686388                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69314267                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                790409                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2343168                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82411909                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69422280                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257757264                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         53072                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1968                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48532125                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1937                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   722365429                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375083733                       # The number of ROB writes
system.cpu2.timesIdled                           3740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.901993                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25121570                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25146215                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1854619                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36021479                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4233                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10432                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6199                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36809282                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          485                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           790                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1853100                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13913631                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3101938                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58028344                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58112130                       # Number of instructions committed
system.cpu3.commit.committedOps              58113339                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    327797862                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.177284                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.009689                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    312336384     95.28%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4632708      1.41%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3995494      1.22%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       790616      0.24%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       562304      0.17%     98.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       217815      0.07%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       160221      0.05%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2000382      0.61%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3101938      0.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    327797862                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5899                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57503946                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16280482                       # Number of loads committed
system.cpu3.commit.membars                       1731                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1731      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41249450     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16281272     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580550      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58113339                       # Class of committed instruction
system.cpu3.commit.refs                      16861822                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58112130                       # Number of Instructions Simulated
system.cpu3.committedOps                     58113339                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.798960                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.798960                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            266716866                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1546                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20570207                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126167847                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16025979                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47135308                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1853865                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 4146                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4980695                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36809282                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24784772                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    309300953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               514881                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     152029931                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3710768                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.109230                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25556376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25125803                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.451141                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         336712713                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.451524                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844447                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               238065434     70.70%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60607330     18.00%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29167334      8.66%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4502433      1.34%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3313639      0.98%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10599      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1045251      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     109      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     584      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           336712713                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         277204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1966615                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19066263                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.357475                       # Inst execution rate
system.cpu3.iew.exec_refs                    59334864                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    607544                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88734404                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32273201                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2667                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1226459                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              954965                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115537061                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58727320                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1578636                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120465377                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                705301                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            115212183                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1853865                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            116435739                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3894089                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31193                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15992719                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       373625                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           260                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       820530                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1146085                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74571517                       # num instructions consuming a value
system.cpu3.iew.wb_count                     82879382                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.704407                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52528721                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245940                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83352035                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149316199                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63682677                       # number of integer regfile writes
system.cpu3.ipc                              0.172445                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.172445                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2228      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61743258     50.59%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 665      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59648836     48.87%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648802      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122044013                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6708420                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054967                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 350906      5.23%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6357483     94.77%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   31      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128750205                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         589159175                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     82879382                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        172961038                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115532596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122044013                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4465                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57423722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1650016                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           460                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45656694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    336712713                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.362457                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.031365                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          281879375     83.72%     83.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26279099      7.80%     91.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11113548      3.30%     94.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4776260      1.42%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7234063      2.15%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3427695      1.02%     99.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1189956      0.35%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             507161      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             305556      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      336712713                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.362159                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1580313                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          437574                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32273201                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             954965                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    497                       # number of misc regfile reads
system.cpu3.numCycles                       336989917                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   739774355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              220971277                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43621403                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7383925                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18935322                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41388046                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               574781                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            165977568                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121177249                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91171912                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47835811                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                832277                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1853865                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             47044786                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47550509                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       165977568                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         71652                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2120                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26703455                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2081                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   440834695                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241215970                       # The number of ROB writes
system.cpu3.timesIdled                           3700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45427648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88693715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3970182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1957427                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47967498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     36877207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97424026                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       38834634                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45339678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       795172                       # Transaction distribution
system.membus.trans_dist::CleanEvict         42479944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1556                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56026                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45339679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    134089217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              134089217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2956203136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2956203136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7860                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45418599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45418599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45418599                       # Request fanout histogram
system.membus.respLayer1.occupancy       237537180250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        108199858009                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                600                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    860372397.009967                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2005452242.681087                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6894897000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   279468173500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 258972091500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38039437                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38039437                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38039437                       # number of overall hits
system.cpu2.icache.overall_hits::total       38039437                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4439                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4439                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4439                       # number of overall misses
system.cpu2.icache.overall_misses::total         4439                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    257305500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    257305500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    257305500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    257305500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38043876                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38043876                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38043876                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38043876                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000117                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000117                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 57964.744312                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57964.744312                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 57964.744312                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57964.744312                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          266                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    29.555556                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3967                       # number of writebacks
system.cpu2.icache.writebacks::total             3967                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          472                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          472                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          472                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          472                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3967                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3967                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3967                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3967                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    229614500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    229614500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    229614500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    229614500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 57881.144442                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57881.144442                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 57881.144442                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57881.144442                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3967                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38039437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38039437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4439                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4439                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    257305500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    257305500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38043876                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38043876                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 57964.744312                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57964.744312                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          472                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3967                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3967                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    229614500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    229614500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 57881.144442                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57881.144442                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38097275                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3999                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9526.700425                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76091719                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76091719                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26126294                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26126294                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26126294                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26126294                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13521263                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13521263                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13521263                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13521263                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1224926945860                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1224926945860                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1224926945860                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1224926945860                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39647557                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39647557                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39647557                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39647557                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341036                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341036                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341036                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341036                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90592.642556                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90592.642556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90592.642556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90592.642556                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    409946418                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5262                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7603924                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            106                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.912482                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    49.641509                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9218156                       # number of writebacks
system.cpu2.dcache.writebacks::total          9218156                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4290027                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4290027                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4290027                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4290027                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9231236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9231236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9231236                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9231236                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 969072809868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 969072809868                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 969072809868                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 969072809868                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.232832                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.232832                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.232832                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.232832                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104977.579369                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104977.579369                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104977.579369                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104977.579369                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9218138                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25728098                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25728098                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13317015                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13317015                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1205711497500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1205711497500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39045113                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39045113                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341067                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341067                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90539.170940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90539.170940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4106310                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4106310                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9210705                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9210705                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 967226243000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 967226243000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235899                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235899                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105011.097739                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105011.097739                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398196                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398196                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       204248                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204248                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19215448360                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19215448360                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       602444                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       602444                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.339032                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.339032                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94079.003760                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94079.003760                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183717                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183717                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20531                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20531                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1846566868                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1846566868                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034080                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034080                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89940.425113                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89940.425113                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          878                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          878                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          405                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          405                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     15543500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     15543500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.315666                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.315666                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38379.012346                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38379.012346                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          212                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          193                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          193                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7266.839378                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7266.839378                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          486                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          486                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          446                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          446                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2558500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2558500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          932                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5736.547085                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5736.547085                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          442                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          442                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2186500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2186500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.474249                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.474249                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4946.832579                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4946.832579                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1176000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1176000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          255                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            255                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          571                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          571                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2890500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2890500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          826                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          826                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.691283                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.691283                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5062.171629                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5062.171629                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          571                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          571                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2319500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2319500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.691283                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.691283                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4062.171629                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4062.171629                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.395000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35364914                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9225933                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.833207                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.395000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918594                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918594                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88527101                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88527101                       # Number of data accesses
system.cpu3.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1284532814.236111                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2938012040.214967                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9924674000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   168494814500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 369945450500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24780231                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24780231                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24780231                       # number of overall hits
system.cpu3.icache.overall_hits::total       24780231                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4541                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4541                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4541                       # number of overall misses
system.cpu3.icache.overall_misses::total         4541                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    271601000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    271601000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    271601000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    271601000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24784772                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24784772                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24784772                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24784772                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000183                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000183                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59810.834618                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59810.834618                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59810.834618                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59810.834618                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4029                       # number of writebacks
system.cpu3.icache.writebacks::total             4029                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          512                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          512                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          512                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          512                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4029                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4029                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4029                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4029                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    241917000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    241917000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    241917000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    241917000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60043.931497                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60043.931497                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60043.931497                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60043.931497                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4029                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24780231                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24780231                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    271601000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    271601000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24784772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24784772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59810.834618                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59810.834618                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          512                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          512                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4029                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    241917000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    241917000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60043.931497                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60043.931497                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24824013                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4061                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6112.783305                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49573573                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49573573                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16449540                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16449540                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16449540                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16449540                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7947555                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7947555                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7947555                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7947555                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 735696649059                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 735696649059                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 735696649059                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 735696649059                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24397095                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24397095                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24397095                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24397095                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.325758                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.325758                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.325758                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.325758                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92568.928313                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92568.928313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92568.928313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92568.928313                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    226087134                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        28572                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3975166                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            419                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.874891                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.190931                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5101587                       # number of writebacks
system.cpu3.dcache.writebacks::total          5101587                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2834319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2834319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2834319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2834319                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5113236                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5113236                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5113236                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5113236                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 554592655561                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 554592655561                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 554592655561                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 554592655561                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209584                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209584                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209584                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209584                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108462.166730                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108462.166730                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108462.166730                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108462.166730                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5101567                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16073978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16073978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7743554                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7743554                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 715701936000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 715701936000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23817532                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23817532                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92425.511077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92425.511077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2650039                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2650039                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5093515                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5093515                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 552680666500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 552680666500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213856                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213856                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108506.731893                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108506.731893                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       375562                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375562                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       204001                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       204001                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19994713059                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19994713059                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579563                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579563                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.351991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.351991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98012.818854                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98012.818854                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184280                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184280                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19721                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19721                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1911989061                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1911989061                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.034027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96951.932508                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96951.932508                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          924                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          924                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          384                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          384                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     19198000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     19198000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.293578                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.293578                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 49994.791667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49994.791667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          215                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          215                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          169                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129205                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129205                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14044.378698                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14044.378698                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          569                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          569                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          399                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          399                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2799500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2799500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.412190                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.412190                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7016.290727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7016.290727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          398                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          398                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2447500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2447500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.411157                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.411157                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6149.497487                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6149.497487                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       749000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       749000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       703000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       703000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          321                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            321                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          469                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          469                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2342000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2342000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          790                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          790                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.593671                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.593671                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4993.603412                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4993.603412                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          469                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          469                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1873000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1873000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.593671                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.593671                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3993.603412                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3993.603412                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.940355                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21568497                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5108451                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.222121                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.940355                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.873136                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873136                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         53908744                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        53908744                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 60                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       137680600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   130835426.983238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    265878000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   534309847000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4130418000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70388423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70388423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70388423                       # number of overall hits
system.cpu0.icache.overall_hits::total       70388423                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20096                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20096                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20096                       # number of overall misses
system.cpu0.icache.overall_misses::total        20096                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1467843999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1467843999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1467843999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1467843999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70408519                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70408519                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70408519                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70408519                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000285                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000285                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73041.600269                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73041.600269                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73041.600269                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73041.600269                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1489                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.904762                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18287                       # number of writebacks
system.cpu0.icache.writebacks::total            18287                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1808                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1808                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1808                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1808                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18288                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18288                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18288                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18288                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1345668499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1345668499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1345668499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1345668499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73582.048283                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73582.048283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73582.048283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73582.048283                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18287                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70388423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70388423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20096                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20096                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1467843999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1467843999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70408519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70408519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73041.600269                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73041.600269                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1808                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1808                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18288                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18288                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1345668499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1345668499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73582.048283                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73582.048283                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70406942                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18319                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3843.383482                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140835325                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140835325                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51525624                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51525624                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51525624                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51525624                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28096901                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28096901                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28096901                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28096901                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2342185117882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2342185117882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2342185117882                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2342185117882                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79622525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79622525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79622525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79622525                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352876                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352876                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352876                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83360.976995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83360.976995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83360.976995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83360.976995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    815159759                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16954175                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            101                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.080178                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.752475                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19938348                       # number of writebacks
system.cpu0.dcache.writebacks::total         19938348                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8145029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8145029                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8145029                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8145029                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19951872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19951872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19951872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19951872                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1902610504374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1902610504374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1902610504374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1902610504374                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250581                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250581                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250581                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250581                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95359.999522                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95359.999522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95359.999522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95359.999522                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19938306                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51016060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51016060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27872043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27872043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2321515162500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2321515162500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     78888103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     78888103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353311                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353311                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83291.890820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83291.890820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7949414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7949414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19922629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19922629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1900260504500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1900260504500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95382.015320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95382.015320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       509564                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        509564                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       224858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       224858                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20669955382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20669955382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91924.482927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91924.482927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195615                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195615                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29243                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29243                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2349999874                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2349999874                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039818                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039818                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80361.107752                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80361.107752                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          598                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          598                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13307500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13307500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.368908                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.368908                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22253.344482                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22253.344482                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          565                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          565                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       231500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       231500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7015.151515                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7015.151515                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          708                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          708                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6429000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6429000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1365                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1365                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.518681                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.518681                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9080.508475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9080.508475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          702                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          702                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5731000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5731000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.514286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.514286                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8163.817664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8163.817664                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          848                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            848                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       794500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       794500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1025                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.172683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.172683                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4488.700565                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4488.700565                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.172683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.172683                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3488.700565                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3488.700565                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981379                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71485892                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19943363                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.584445                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981379                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999418                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999418                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179196403                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179196403                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1192957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              884977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1684                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              618852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1733                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              365679                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3070526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2662                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1192957                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1982                       # number of overall hits
system.l2.overall_hits::.cpu1.data             884977                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1684                       # number of overall hits
system.l2.overall_hits::.cpu2.data             618852                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1733                       # number of overall hits
system.l2.overall_hits::.cpu3.data             365679                       # number of overall hits
system.l2.overall_hits::total                 3070526                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18741860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13506823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8595984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4733036                       # number of demand (read+write) misses
system.l2.demand_misses::total               45600225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15626                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18741860                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2317                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13506823                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2283                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8595984                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2296                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4733036                       # number of overall misses
system.l2.overall_misses::total              45600225                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1286734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1848404930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    198380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1405366801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    202937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 943025937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    214695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 539893089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4738593506000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1286734500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1848404930500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    198380500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1405366801000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    202937000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 943025937500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    214695500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 539893089500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4738593506000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19934817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14391800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3967                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9214836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5098715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48670751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19934817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14391800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3967                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9214836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5098715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48670751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.854440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.940157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.538963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.938508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.575498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.932842                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.569868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.928280                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.854440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.940157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.538963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.938508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.575498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.932842                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.569868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.928280                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82345.737873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98624.412438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85619.551144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104048.657556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88890.494963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109705.408654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93508.493031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114069.085783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103916.011511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82345.737873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98624.412438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85619.551144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104048.657556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88890.494963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109705.408654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93508.493031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114069.085783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103916.011511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              795172                       # number of writebacks
system.l2.writebacks::total                    795172                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          57183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            516                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60881                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          52410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              204577                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         57183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           516                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60881                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         52410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             204577                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18684677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13445942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8543574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4700410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          45395648                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18684677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13445942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8543574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4700410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45395648                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1129496001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1658145417143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    147524001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1267256987147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    144641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 854389558178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    174261500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 490807852154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4272195737124                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1129496001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1658145417143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    147524001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1267256987147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    144641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 854389558178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    174261500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 490807852154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4272195737124                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.937289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.418935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.420469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.927154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.491685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.921881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.937289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.418935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.420469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.927154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.491685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.921881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72426.803527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88743.595468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81912.271516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94248.285999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86715.227818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100003.764019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87966.431095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104418.093774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94110.249007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72426.803527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88743.595468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81912.271516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94248.285999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86715.227818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100003.764019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87966.431095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104418.093774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94110.249007                       # average overall mshr miss latency
system.l2.replacements                       82039241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       917542                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           917542                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       917542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       917542                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44597363                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44597363                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44597363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44597363                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2221                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1270                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1221                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             957                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5669                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5026                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3687                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3246                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2991                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14950                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    103531500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     63710000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     48801000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     54987500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    271030000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7247                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4957                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3948                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.693528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.743797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.726662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.757599                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.725059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20599.184242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17279.631136                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 15034.195933                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18384.319626                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18129.096990                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              79                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5004                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3672                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3219                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2976                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14871                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    100693500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     73343000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     64928999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     59821500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    298786999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.690493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.740771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.720618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.753799                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.721228                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20122.601918                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19973.583878                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20170.549550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20101.310484                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20091.923811                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                242                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.417910                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.392157                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.292308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.384615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.387342                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          153                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1688500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       401500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       395500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       597500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3083000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.417910                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.392157                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.292308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.384615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.387342                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.190476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20075                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20815.789474                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20150.326797                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8301                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55957                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2063740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1707295500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1668021000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1749741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7188798000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.840059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.882872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.897782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120159.534207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132194.773519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129183.782528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135063.025859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128470.039495                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        17175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        12912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1891990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1578145500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1538901000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1620191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6629228000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.840059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.882872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.897713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110159.534207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122194.773519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119183.782528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125072.680253                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118472.156695                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8061                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1286734500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    198380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    202937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    214695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1902747500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3967                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.854440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.538963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.575498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.569868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82345.737873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85619.551144                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88890.494963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93508.493031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84483.949028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          516                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          615                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1477                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15595                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1129496001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    147524001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    144641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    174261500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1595922502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.418935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.420469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.491685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.688127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72426.803527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81912.271516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86715.227818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87966.431095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75833.808601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1189687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       883134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       617139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       364204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3054164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18724685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13493908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8583072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4720081                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45521746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1846341190500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1403659505500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 941357916500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 538143348000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4729501960500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19914372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14377042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9200211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5084285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48575910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.940260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.938573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.932921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.928367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.937126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98604.659598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104021.718949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109676.106236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114011.464634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103895.442862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        57183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        60881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        52410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        32625                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       203099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18667502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13433027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8530662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4687456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     45318647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1656253427143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1265678841647                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 852850657178                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 489187660654                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4263970586622                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.937388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.934339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.927225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.921950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88723.891774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94221.417231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99974.733166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104361.013875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94088.655970                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    93996020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82039305                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145744                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.104199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.050853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.653509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.381758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.022146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.775738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.322711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.146590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 835693505                       # Number of tag accesses
system.l2.tags.data_accesses                835693505                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        998080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1195816192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     860538560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        106752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     546786432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        126784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     300824064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2905312128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       998080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       126784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1346880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50891008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50891008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18684628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13445915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8543538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4700376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45395502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       795172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             795172                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1853650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2220889242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           214070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1598206182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           198262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1015500637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           235465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558695335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5395792842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1853650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       214070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       198262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       235465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2501447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94515606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94515606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94515606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1853650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2220889242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          214070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1598206182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          198262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1015500637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          235465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558695335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5490308449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18626536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13409629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8520883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4684668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018703122500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49420                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49420                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69789807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             746354                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45395503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     795172                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45395503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   795172                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 132741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3625                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2057899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2170884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2539140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2739084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3668899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3400549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4845925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4746952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2638673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2475663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2129479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3211580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2414094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1895465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2001295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2327181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1539993090500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               226313810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2388669878000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34023.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52773.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31489689                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  684990                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45395503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               795172                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2896437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4218883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5177911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5715139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4615764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5155578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5447523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4242106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3068018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2058374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1312396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 807880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 332275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 151868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13879638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.359802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.017146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.194904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6528852     47.04%     47.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3750060     27.02%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1357657      9.78%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       645492      4.65%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       371475      2.68%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       240477      1.73%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172129      1.24%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129481      0.93%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684015      4.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13879638                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     915.879705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.403628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15714.916742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49148     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          253      0.51%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49420                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.188723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48965     99.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              170      0.34%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              208      0.42%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49420                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2896816768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8495424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50659072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2905312192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50891008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5380.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5395.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  538440350500                       # Total gap between requests
system.mem_ctrls.avgGap                      11656.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       998144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1192098304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    858216256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       106752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    545336512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       126784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    299818752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50659072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1853769.238450248493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2213984320.061947822571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 214070.171739477926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1593893161.017592191696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 198261.547174596984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1012807821.866739511490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 235465.302729542338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556828252.805350661278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94084850.805130630732                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18684628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13445915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8543538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4700376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       795172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    483073250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 883391901000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     71761250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 709282654500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     74457000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 499666352000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     91290750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 295608388250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13646332732250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30974.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47279.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39845.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52750.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44638.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58484.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46083.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62890.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17161485.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44221575720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23504343885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136327090200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1943181540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42504199920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     243657824760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1575525120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       493733741145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        916.970318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2135835750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17979780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 518324649250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          54878989620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29168882325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        186849023340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2188699020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42504199920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     243936318780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1341003840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       560867116845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.651513                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1546084750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17979780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 518914400250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                642                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          322                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    405715857.142857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   971487881.986145                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          322    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3511686500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            322                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   407799759000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130640506000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53902339                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53902339                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53902339                       # number of overall hits
system.cpu1.icache.overall_hits::total       53902339                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4730                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4730                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4730                       # number of overall misses
system.cpu1.icache.overall_misses::total         4730                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    252286000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    252286000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    252286000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    252286000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53907069                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53907069                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53907069                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53907069                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53337.420719                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53337.420719                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53337.420719                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53337.420719                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4299                       # number of writebacks
system.cpu1.icache.writebacks::total             4299                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          431                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          431                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          431                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          431                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4299                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4299                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4299                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4299                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    228870500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    228870500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    228870500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    228870500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53238.078623                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53238.078623                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53238.078623                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53238.078623                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4299                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53902339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53902339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4730                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4730                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    252286000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    252286000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53907069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53907069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53337.420719                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53337.420719                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          431                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          431                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4299                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4299                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    228870500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    228870500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53238.078623                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53238.078623                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           54007189                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4331                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12469.912030                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107818437                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107818437                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38714857                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38714857                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38714857                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38714857                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20599259                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20599259                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20599259                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20599259                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1797192244375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1797192244375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1797192244375                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1797192244375                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59314116                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59314116                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59314116                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59314116                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.347291                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.347291                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.347291                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.347291                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87245.480256                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87245.480256                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87245.480256                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87245.480256                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    618879133                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         6432                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12167164                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            125                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.864699                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.456000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14395485                       # number of writebacks
system.cpu1.dcache.writebacks::total         14395485                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6190737                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6190737                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6190737                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6190737                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14408522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14408522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14408522                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14408522                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1444931319887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1444931319887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1444931319887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1444931319887                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242919                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242919                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242919                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242919                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100283.104671                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100283.104671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100283.104671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100283.104671                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14395466                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38291469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38291469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20392633                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20392633                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1777539514000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1777539514000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58684102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58684102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.347498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.347498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87165.767854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87165.767854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6005046                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6005046                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14387587                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14387587                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1443028029500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1443028029500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100296.737007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100296.737007                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       206626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       206626                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19652730375                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19652730375                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       630014                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       630014                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.327970                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.327970                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95112.572353                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95112.572353                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185691                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185691                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20935                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20935                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1903290387                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1903290387                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033229                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033229                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90914.276905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90914.276905                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          320                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          320                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10978000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10978000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.245587                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.245587                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34306.250000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34306.250000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          176                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135073                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135073                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6116.477273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6116.477273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          438                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          438                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2424000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2424000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454357                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454357                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5534.246575                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5534.246575                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          435                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          435                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2048000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2048000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.451245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.451245                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4708.045977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4708.045977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       935000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       935000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       876000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       876000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          614                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          614                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2966000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2966000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          851                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          851                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.721504                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.721504                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4830.618893                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4830.618893                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          614                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          614                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2352000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2352000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.721504                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.721504                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3830.618893                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3830.618893                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.937032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53130417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14402921                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.688864                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.937032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998032                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133037360                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133037360                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 538440265000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48645505                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1712714                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47766580                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81244069                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26874                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1798                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65544                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48614926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59833400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43202041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27669990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15318612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146115790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2340736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2551881856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       550272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842385408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       507776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179711040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       515712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652819008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6230711808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82087380                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53481792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130779145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.348315                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.542098                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88707731     67.83%     67.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39366073     30.10%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2046132      1.56%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 542836      0.42%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 116309      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     64      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130779145                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97396191387                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13877155633                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6262272                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7687279484                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6209087                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29959511687                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27464916                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21649457778                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6715840                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
