// Seed: 1364823338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  wire id_14;
  assign id_9[1] = id_1[1] == id_4;
  assign id_8 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply1 id_3
);
  logic [7:0] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6
  );
  assign id_5[1&1] = (1);
endmodule
