webpackJsonp([0x9b85df90278f],{457:function(e,t){e.exports={data:{allMarkdownRemark:{totalCount:5,edges:[{node:{fields:{slug:"/basic-asymmetric-multi-processor-amp-setup-on-the-zedboard"},excerpt:"Table of Contents Introduction Concept Block Design Microblaze PS AXI Interconnect BRAM mux Address map SDK Cross compilation PS Microblaze…",timeToRead:15,frontmatter:{title:"Basic Asymmetric Multi Processor (AMP) setup on the Zedboard",tags:["Zynq Microblaze Yocto Linux Xilinx"],cover:"/logos/cpus.jpg",date:"2019-03-05 09:00"}}},{node:{fields:{slug:"/yocto-linux-on-the-xilinx-zynq-zed-board"},excerpt:"Table of Contents Introduction Design 1. Xilinx Zynq Block Design 1.1. Export .bit file 2. Generate dts files 3. Generate fpga.bin from fpga…",timeToRead:10,frontmatter:{title:"Yocto linux on the Xilinx Zynq Zed board",tags:["Zynq Yocto FPGA Linux Xilinx"],cover:"/logos/linux.png",date:"2019-01-12 09:00"}}},{node:{fields:{slug:"/nexys-4-ddr-microblaze-with-ddr-ram-and-flash-bootloader-support"},excerpt:"The goal is to develop an additive synthesis engine. The synthesizer needs a processor to implement high level functionality. In this…",timeToRead:41,frontmatter:{title:"Nexys4 DDR Microblaze with DDR Ram and Flash bootloader support",tags:["Microblaze FPGA SDK"],cover:"/logos/block-design-article.png",date:"2018-11-01 09:00"}}},{node:{fields:{slug:"/vhdl-sine-wave-oscillator"},excerpt:"In my last  article  a VHDL I2S transmitter was presented which allows one to playback arbitrary wave data. Eventually the goal is to…",timeToRead:11,frontmatter:{title:"VHDL sine wave oscillator",tags:["VHDL FPGA DSP"],cover:"/logos/sine-article.jpg",date:"2018-09-22 22:00"}}},{node:{fields:{slug:"/vhdl-i-2-s-transmitter"},excerpt:'This summer I have been reading a book on VHDL 2008: "Effective Coding with VHDL" from Ricardo Jasinski. Although not for beginners I can…',timeToRead:8,frontmatter:{title:"VHDL i2s transmitter",tags:["VHDL FPGA DSP"],cover:"/logos/wave.jpg",date:"2018-09-14 22:00"}}}]}},pathContext:{category:"FPGA"}}}});
//# sourceMappingURL=path---categories-fpga-72585dc7aec466bb886e.js.map