
#Circuit Summary:
#---------------
#number of inputs = 5
#number of outputs = 2
#number of gates = 6
#number of wires = 11
../sample_circuits/c17.ckt.out
# (0 of faults inserted)   
# vector[0] detects 11 faults (11)
# (1 of faults inserted)   
# vector[1] detects 7 faults (18)
# (0 of faults inserted)   
# vector[2] detects 1 faults (19)
# (0 of faults inserted)   
# vector[3] detects 0 faults (19)
# (0 of faults inserted)   
# vector[4] detects 4 faults (23)
# (0 of faults inserted)   
# vector[5] detects 3 faults (26)
# (0 of faults inserted)   
# vector[6] detects 1 faults (27)
# (0 of faults inserted)   
# vector[7] detects 0 faults (27)
# (0 of faults inserted)   
# vector[8] detects 4 faults (31)
# number of detected faults = 31
#STATS
# number of aborted faults = 0
# number of redundant faults = 4
# number of calling podem1 = 10
# total number of backtracks = 34

#FAULT COVERAGE RESULTS :
#number of test vectors = 9
#total number of gate faults = 34
#total number of detected faults = 31
#total gate fault coverage = 91.18%
#number of equivalent gate faults = 34
#number of equivalent detected faults = 31
#equivalent gate fault coverage = 91.18%

#STATS END
#STATS
# original test set length: 9
# after enhanced_RO, test set length: 6
#STATS END
T'11101 0'
T'00111 1'
T'01010 1'
T'10101 0'
T'10011 0'
T'01001 0'
#atpg: cputime for test pattern generation ../sample_circuits/c17.ckt: 0.0s 0.0s
