# Verilog_RISCV32b
This is essentially a continuation of my Logisim CPU but in Verilog. The aim is to implement the CPU onto an FPGA for a better demonstration of the architecture.
