#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  7 17:43:13 2022
# Process ID: 8912
# Current directory: C:/Users/Bulls/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17284
# Log file: C:/Users/Bulls/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Bulls/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 789.043 ; gain = 117.516
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_7Seg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_7Seg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/SevSegConverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/mainAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
"xelab -wto 636d3cfc18dd4955957c204fa94ac20a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_7Seg_testbench_behav xil_defaultlib.lab2_7Seg_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 636d3cfc18dd4955957c204fa94ac20a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_7Seg_testbench_behav xil_defaultlib.lab2_7Seg_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.SevSegConverter
Compiling module xil_defaultlib.mainAdder
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab2_7Seg_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_7Seg_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_7Seg_testbench_behav -key {Behavioral:sim_1:Functional:lab2_7Seg_testbench} -tclbatch {lab2_7Seg_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab2_7Seg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_7Seg_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 830.141 ; gain = 33.539
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 838.699 ; gain = 8.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_7Seg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_7Seg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/SevSegConverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/mainAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
"xelab -wto 636d3cfc18dd4955957c204fa94ac20a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_7Seg_testbench_behav xil_defaultlib.lab2_7Seg_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 636d3cfc18dd4955957c204fa94ac20a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_7Seg_testbench_behav xil_defaultlib.lab2_7Seg_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.SevSegConverter
Compiling module xil_defaultlib.mainAdder
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab2_7Seg_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_7Seg_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_7Seg_testbench_behav -key {Behavioral:sim_1:Functional:lab2_7Seg_testbench} -tclbatch {lab2_7Seg_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab2_7Seg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_7Seg_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
archive_project C:/Users/Bulls/Desktop/Lab2_CSE100.xpr.zip -temp_dir C:/Users/Bulls/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8912-MSI -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Bulls/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8912-MSI' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
