$date
	Sat Apr 08 11:49:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_upcounter $end
$var wire 3 ! tb_count [2:0] $end
$var reg 1 " tb_clk $end
$var reg 1 # tb_rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#1
b0 !
b0 $
1"
#2
0"
0#
#3
b1 !
b1 $
1"
#4
0"
#5
b10 !
b10 $
1"
#6
0"
#7
b11 !
b11 $
1"
#8
0"
#9
b100 !
b100 $
1"
#10
0"
#11
b101 !
b101 $
1"
#12
0"
#13
b110 !
b110 $
1"
#14
0"
#15
b111 !
b111 $
1"
#16
0"
#17
b0 !
b0 $
1"
#18
0"
#19
b1 !
b1 $
1"
#20
0"
#21
b10 !
b10 $
1"
#22
0"
#23
b11 !
b11 $
1"
#24
0"
#25
b100 !
b100 $
1"
#26
0"
#27
b101 !
b101 $
1"
#28
0"
#29
b110 !
b110 $
1"
#30
0"
#31
b111 !
b111 $
1"
#32
0"
#33
b0 !
b0 $
1"
#34
0"
#35
b1 !
b1 $
1"
#36
0"
#37
b10 !
b10 $
1"
#38
0"
#39
b11 !
b11 $
1"
#40
0"
#41
b100 !
b100 $
1"
#42
0"
#43
b101 !
b101 $
1"
#44
0"
#45
b110 !
b110 $
1"
#46
0"
#47
b111 !
b111 $
1"
#48
0"
#49
b0 !
b0 $
1"
#50
0"
#51
b1 !
b1 $
1"
#52
0"
