// Seed: 2306130211
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1
  );
  wire id_2 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1)
    if (1'b0 == 1) begin
      id_1 = 1;
    end
  assign id_2 = id_1;
  wire id_4;
  assign id_2 = id_1;
  module_3(
      id_4, id_3
  );
endmodule
macromodule module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge 1);
endmodule
