Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9454c2f1a1994a6aa3c2acb0277b591e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_reg256to8_behav xil_defaultlib.tb_reg256to8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/fpga/25_uart_send_pic_to_hdmi/src/transfer/reg256to8.v" Line 6. Module reg256to8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg256to8
Compiling module xil_defaultlib.tb_reg256to8
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_reg256to8_behav
