
ESB_Project_III.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b4a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00000b4a  00000bde  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002a  0080007c  0080007c  00000bfa  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000bfa  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000c2c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  00000c68  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001436  00000000  00000000  00000d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a10  00000000  00000000  000021a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000878  00000000  00000000  00002bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000324  00000000  00000000  00003430  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000616  00000000  00000000  00003754  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000092b  00000000  00000000  00003d6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d0  00000000  00000000  00004695  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 ed 01 	jmp	0x3da	; 0x3da <__vector_1>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 2f 02 	jmp	0x45e	; 0x45e <__vector_10>
  2c:	0c 94 5e 02 	jmp	0x4bc	; 0x4bc <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ea e4       	ldi	r30, 0x4A	; 74
  68:	fb e0       	ldi	r31, 0x0B	; 11
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ac 37       	cpi	r26, 0x7C	; 124
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	ac e7       	ldi	r26, 0x7C	; 124
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a6 3a       	cpi	r26, 0xA6	; 166
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
#include "../ECUAL/LED/LED_Driver.h"
#include "../ECUAL/BTN/BTN_Driver.h"
#include "../MCAL/SOFTPWM/SOFTPWM.h"

int main(void)
{
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	cd b7       	in	r28, 0x3d	; 61
  98:	de b7       	in	r29, 0x3e	; 62
  9a:	64 97       	sbiw	r28, 0x14	; 20
  9c:	0f b6       	in	r0, 0x3f	; 63
  9e:	f8 94       	cli
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	0f be       	out	0x3f, r0	; 63
  a4:	cd bf       	out	0x3d, r28	; 61
    BTN_init(D2);
  a6:	8a e1       	ldi	r24, 0x1A	; 26
  a8:	0e 94 70 00 	call	0xe0	; 0xe0 <BTN_init>
    
    float speeds[] = {0.2, 0.4, 0.6, 0.8, 1};
  ac:	84 e1       	ldi	r24, 0x14	; 20
  ae:	e7 e6       	ldi	r30, 0x67	; 103
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	de 01       	movw	r26, r28
  b4:	11 96       	adiw	r26, 0x01	; 1
  b6:	01 90       	ld	r0, Z+
  b8:	0d 92       	st	X+, r0
  ba:	8a 95       	dec	r24
  bc:	e1 f7       	brne	.-8      	; 0xb6 <main+0x24>
    SOFTPWM_init(speeds, sizeof(speeds), D7, INT0, RISING, SENSITIVITY5);
  be:	0f 2e       	mov	r0, r31
  c0:	f5 e0       	ldi	r31, 0x05	; 5
  c2:	ef 2e       	mov	r14, r31
  c4:	f0 2d       	mov	r31, r0
  c6:	03 e0       	ldi	r16, 0x03	; 3
  c8:	26 e0       	ldi	r18, 0x06	; 6
  ca:	4f e1       	ldi	r20, 0x1F	; 31
  cc:	64 e1       	ldi	r22, 0x14	; 20
  ce:	ce 01       	movw	r24, r28
  d0:	01 96       	adiw	r24, 0x01	; 1
  d2:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <SOFTPWM_init>
    //	- SENSITIVITY[1 --> 5] correspond to clock sources [no_prescaler --> /1024]
    //
    // The higher the inertia of the target, the higher the sensitivity should be.
    // To test this statement, we will test two different motor settings on Proteus.
    
    LED_init(C0, HIGH); // A DC motor is used here instead of an LED to test max speed on Proteus for comparison
  d6:	61 e0       	ldi	r22, 0x01	; 1
  d8:	80 e1       	ldi	r24, 0x10	; 16
  da:	0e 94 93 00 	call	0x126	; 0x126 <LED_init>
  de:	ff cf       	rjmp	.-2      	; 0xde <main+0x4c>

000000e0 <BTN_init>:
#include "BTN_Driver.h"
#include "../../MCAL/DIO/DIO_driver.h"
#include "../../Application/typedefs.h"

void BTN_init(EN_PINS pinNumber)
{
  e0:	cf 93       	push	r28
  e2:	df 93       	push	r29
  e4:	1f 92       	push	r1
  e6:	cd b7       	in	r28, 0x3d	; 61
  e8:	de b7       	in	r29, 0x3e	; 62
    vuint8_t portNumber = 0;
  ea:	19 82       	std	Y+1, r1	; 0x01
    
    while (pinNumber > 7)
  ec:	88 30       	cpi	r24, 0x08	; 8
  ee:	30 f0       	brcs	.+12     	; 0xfc <BTN_init+0x1c>
    {
        portNumber++;
  f0:	99 81       	ldd	r25, Y+1	; 0x01
  f2:	9f 5f       	subi	r25, 0xFF	; 255
  f4:	99 83       	std	Y+1, r25	; 0x01
        pinNumber -= 8;
  f6:	88 50       	subi	r24, 0x08	; 8

void BTN_init(EN_PINS pinNumber)
{
    vuint8_t portNumber = 0;
    
    while (pinNumber > 7)
  f8:	88 30       	cpi	r24, 0x08	; 8
  fa:	d0 f7       	brcc	.-12     	; 0xf0 <BTN_init+0x10>
    {
        portNumber++;
        pinNumber -= 8;
    }
    
    config[portNumber][pinNumber] = input;
  fc:	e9 81       	ldd	r30, Y+1	; 0x01
  fe:	f0 e0       	ldi	r31, 0x00	; 0
 100:	ee 0f       	add	r30, r30
 102:	ff 1f       	adc	r31, r31
 104:	ee 0f       	add	r30, r30
 106:	ff 1f       	adc	r31, r31
 108:	ee 0f       	add	r30, r30
 10a:	ff 1f       	adc	r31, r31
 10c:	e1 58       	subi	r30, 0x81	; 129
 10e:	ff 4f       	sbci	r31, 0xFF	; 255
 110:	e8 0f       	add	r30, r24
 112:	f1 1d       	adc	r31, r1
 114:	10 82       	st	Z, r1
    DIO_init(config);
 116:	8f e7       	ldi	r24, 0x7F	; 127
 118:	90 e0       	ldi	r25, 0x00	; 0
 11a:	0e 94 c2 00 	call	0x184	; 0x184 <DIO_init>
}
 11e:	0f 90       	pop	r0
 120:	df 91       	pop	r29
 122:	cf 91       	pop	r28
 124:	08 95       	ret

00000126 <LED_init>:
#include "../../Application/typedefs.h"
#include "LED_Driver.h"
#include "../../MCAL/DIO/DIO_driver.h"

void LED_init(EN_PINS pinNumber, EN_pinState_t defaultState)
{
 126:	0f 93       	push	r16
 128:	1f 93       	push	r17
 12a:	cf 93       	push	r28
 12c:	df 93       	push	r29
 12e:	1f 92       	push	r1
 130:	cd b7       	in	r28, 0x3d	; 61
 132:	de b7       	in	r29, 0x3e	; 62
 134:	18 2f       	mov	r17, r24
 136:	06 2f       	mov	r16, r22
    vuint8_t portNumber = 0;
 138:	19 82       	std	Y+1, r1	; 0x01
    
    while (pinNumber > 7)
 13a:	88 30       	cpi	r24, 0x08	; 8
 13c:	30 f0       	brcs	.+12     	; 0x14a <LED_init+0x24>
    {
        portNumber++;
 13e:	89 81       	ldd	r24, Y+1	; 0x01
 140:	8f 5f       	subi	r24, 0xFF	; 255
 142:	89 83       	std	Y+1, r24	; 0x01
        pinNumber -= 8;
 144:	18 50       	subi	r17, 0x08	; 8

void LED_init(EN_PINS pinNumber, EN_pinState_t defaultState)
{
    vuint8_t portNumber = 0;
    
    while (pinNumber > 7)
 146:	18 30       	cpi	r17, 0x08	; 8
 148:	d0 f7       	brcc	.-12     	; 0x13e <LED_init+0x18>
    {
        portNumber++;
        pinNumber -= 8;
    }
    
    config[portNumber][pinNumber] = output;
 14a:	e9 81       	ldd	r30, Y+1	; 0x01
 14c:	f0 e0       	ldi	r31, 0x00	; 0
 14e:	ee 0f       	add	r30, r30
 150:	ff 1f       	adc	r31, r31
 152:	ee 0f       	add	r30, r30
 154:	ff 1f       	adc	r31, r31
 156:	ee 0f       	add	r30, r30
 158:	ff 1f       	adc	r31, r31
 15a:	e1 58       	subi	r30, 0x81	; 129
 15c:	ff 4f       	sbci	r31, 0xFF	; 255
 15e:	e1 0f       	add	r30, r17
 160:	f1 1d       	adc	r31, r1
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	80 83       	st	Z, r24
    DIO_init(config);
 166:	8f e7       	ldi	r24, 0x7F	; 127
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	0e 94 c2 00 	call	0x184	; 0x184 <DIO_init>
    DIO_write(portNumber, pinNumber, defaultState);
 16e:	89 81       	ldd	r24, Y+1	; 0x01
 170:	40 2f       	mov	r20, r16
 172:	61 2f       	mov	r22, r17
 174:	0e 94 0e 01 	call	0x21c	; 0x21c <DIO_write>
}
 178:	0f 90       	pop	r0
 17a:	df 91       	pop	r29
 17c:	cf 91       	pop	r28
 17e:	1f 91       	pop	r17
 180:	0f 91       	pop	r16
 182:	08 95       	ret

00000184 <DIO_init>:
#include "../../HWL/REGS.h"
#include "../../MCAL/DIO/DIO_driver.h"
#include "../../Application/typedefs.h"

void DIO_init(EN_DIO_config_t configurations)
{
 184:	bf 92       	push	r11
 186:	cf 92       	push	r12
 188:	df 92       	push	r13
 18a:	ef 92       	push	r14
 18c:	ff 92       	push	r15
 18e:	0f 93       	push	r16
 190:	1f 93       	push	r17
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	8c 01       	movw	r16, r24
    for (uint8_t i = 0; i < 8; i++)
    {
        for (uint8_t j = 0; j < 4; j++)
        {
            if (configurations[j][i] == output)
                *(DDRA - 3 * j) |= configurations[j][i] << i;
 198:	60 e0       	ldi	r22, 0x00	; 0
 19a:	70 e0       	ldi	r23, 0x00	; 0
 19c:	bb 24       	eor	r11, r11
 19e:	b3 94       	inc	r11
            else
                *(DDRA - 3 * j) &= ~( !configurations[j][i] << i);
 1a0:	eb 2c       	mov	r14, r11
 1a2:	f1 2c       	mov	r15, r1
 1a4:	c1 2c       	mov	r12, r1
 1a6:	d1 2c       	mov	r13, r1
 1a8:	22 c0       	rjmp	.+68     	; 0x1ee <DIO_init+0x6a>
{
    for (uint8_t i = 0; i < 8; i++)
    {
        for (uint8_t j = 0; j < 4; j++)
        {
            if (configurations[j][i] == output)
 1aa:	4c 91       	ld	r20, X
 1ac:	41 30       	cpi	r20, 0x01	; 1
 1ae:	21 f4       	brne	.+8      	; 0x1b8 <DIO_init+0x34>
                *(DDRA - 3 * j) |= configurations[j][i] << i;
 1b0:	90 81       	ld	r25, Z
 1b2:	98 2b       	or	r25, r24
 1b4:	90 83       	st	Z, r25
 1b6:	11 c0       	rjmp	.+34     	; 0x1da <DIO_init+0x56>
            else
                *(DDRA - 3 * j) &= ~( !configurations[j][i] << i);
 1b8:	ef 01       	movw	r28, r30
 1ba:	90 81       	ld	r25, Z
 1bc:	2e 2d       	mov	r18, r14
 1be:	3f 2d       	mov	r19, r15
 1c0:	44 23       	and	r20, r20
 1c2:	11 f0       	breq	.+4      	; 0x1c8 <DIO_init+0x44>
 1c4:	2c 2d       	mov	r18, r12
 1c6:	3d 2d       	mov	r19, r13
 1c8:	05 2e       	mov	r0, r21
 1ca:	02 c0       	rjmp	.+4      	; 0x1d0 <DIO_init+0x4c>
 1cc:	22 0f       	add	r18, r18
 1ce:	33 1f       	adc	r19, r19
 1d0:	0a 94       	dec	r0
 1d2:	e2 f7       	brpl	.-8      	; 0x1cc <DIO_init+0x48>
 1d4:	20 95       	com	r18
 1d6:	29 23       	and	r18, r25
 1d8:	28 83       	st	Y, r18
 1da:	18 96       	adiw	r26, 0x08	; 8
 1dc:	33 97       	sbiw	r30, 0x03	; 3

void DIO_init(EN_DIO_config_t configurations)
{
    for (uint8_t i = 0; i < 8; i++)
    {
        for (uint8_t j = 0; j < 4; j++)
 1de:	ee 32       	cpi	r30, 0x2E	; 46
 1e0:	f1 05       	cpc	r31, r1
 1e2:	19 f7       	brne	.-58     	; 0x1aa <DIO_init+0x26>
 1e4:	6f 5f       	subi	r22, 0xFF	; 255
 1e6:	7f 4f       	sbci	r23, 0xFF	; 255
#include "../../MCAL/DIO/DIO_driver.h"
#include "../../Application/typedefs.h"

void DIO_init(EN_DIO_config_t configurations)
{
    for (uint8_t i = 0; i < 8; i++)
 1e8:	68 30       	cpi	r22, 0x08	; 8
 1ea:	71 05       	cpc	r23, r1
 1ec:	69 f0       	breq	.+26     	; 0x208 <DIO_init+0x84>
    {
        for (uint8_t j = 0; j < 4; j++)
        {
            if (configurations[j][i] == output)
 1ee:	56 2f       	mov	r21, r22
                *(DDRA - 3 * j) |= configurations[j][i] << i;
 1f0:	8b 2d       	mov	r24, r11
 1f2:	06 2e       	mov	r0, r22
 1f4:	01 c0       	rjmp	.+2      	; 0x1f8 <DIO_init+0x74>
 1f6:	88 0f       	add	r24, r24
 1f8:	0a 94       	dec	r0
 1fa:	ea f7       	brpl	.-6      	; 0x1f6 <DIO_init+0x72>
 1fc:	d8 01       	movw	r26, r16
 1fe:	a6 0f       	add	r26, r22
 200:	b7 1f       	adc	r27, r23
 202:	ea e3       	ldi	r30, 0x3A	; 58
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	d1 cf       	rjmp	.-94     	; 0x1aa <DIO_init+0x26>
            else
                *(DDRA - 3 * j) &= ~( !configurations[j][i] << i);
        }
    }
}
 208:	df 91       	pop	r29
 20a:	cf 91       	pop	r28
 20c:	1f 91       	pop	r17
 20e:	0f 91       	pop	r16
 210:	ff 90       	pop	r15
 212:	ef 90       	pop	r14
 214:	df 90       	pop	r13
 216:	cf 90       	pop	r12
 218:	bf 90       	pop	r11
 21a:	08 95       	ret

0000021c <DIO_write>:

void DIO_write(vuint8_t port, uint8_t bit, EN_pinState_t ps)
{
 21c:	cf 93       	push	r28
 21e:	df 93       	push	r29
 220:	1f 92       	push	r1
 222:	cd b7       	in	r28, 0x3d	; 61
 224:	de b7       	in	r29, 0x3e	; 62
 226:	89 83       	std	Y+1, r24	; 0x01
    // check if pin is input or output, if the latter, write to it.
    // registers are offset by the value defined in "port" variable.
    if ( *( DDRA - 3 * port ) & (1 << bit))
 228:	89 81       	ldd	r24, Y+1	; 0x01
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	9c 01       	movw	r18, r24
 22e:	22 0f       	add	r18, r18
 230:	33 1f       	adc	r19, r19
 232:	82 0f       	add	r24, r18
 234:	93 1f       	adc	r25, r19
 236:	ea e3       	ldi	r30, 0x3A	; 58
 238:	f0 e0       	ldi	r31, 0x00	; 0
 23a:	e8 1b       	sub	r30, r24
 23c:	f9 0b       	sbc	r31, r25
 23e:	80 81       	ld	r24, Z
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	06 2e       	mov	r0, r22
 244:	02 c0       	rjmp	.+4      	; 0x24a <DIO_write+0x2e>
 246:	95 95       	asr	r25
 248:	87 95       	ror	r24
 24a:	0a 94       	dec	r0
 24c:	e2 f7       	brpl	.-8      	; 0x246 <DIO_write+0x2a>
 24e:	80 ff       	sbrs	r24, 0
 250:	2e c0       	rjmp	.+92     	; 0x2ae <DIO_write+0x92>
    {
        if (ps)
 252:	44 23       	and	r20, r20
 254:	b1 f0       	breq	.+44     	; 0x282 <DIO_write+0x66>
            *( PORTA - 3 * port ) |= (1 << bit);
 256:	89 81       	ldd	r24, Y+1	; 0x01
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	9c 01       	movw	r18, r24
 25c:	22 0f       	add	r18, r18
 25e:	33 1f       	adc	r19, r19
 260:	82 0f       	add	r24, r18
 262:	93 1f       	adc	r25, r19
 264:	eb e3       	ldi	r30, 0x3B	; 59
 266:	f0 e0       	ldi	r31, 0x00	; 0
 268:	e8 1b       	sub	r30, r24
 26a:	f9 0b       	sbc	r31, r25
 26c:	20 81       	ld	r18, Z
 26e:	81 e0       	ldi	r24, 0x01	; 1
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	02 c0       	rjmp	.+4      	; 0x278 <DIO_write+0x5c>
 274:	88 0f       	add	r24, r24
 276:	99 1f       	adc	r25, r25
 278:	6a 95       	dec	r22
 27a:	e2 f7       	brpl	.-8      	; 0x274 <DIO_write+0x58>
 27c:	82 2b       	or	r24, r18
 27e:	80 83       	st	Z, r24
 280:	16 c0       	rjmp	.+44     	; 0x2ae <DIO_write+0x92>
        else
            *( PORTA - 3 * port ) &= ~(1 << bit);
 282:	89 81       	ldd	r24, Y+1	; 0x01
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	9c 01       	movw	r18, r24
 288:	22 0f       	add	r18, r18
 28a:	33 1f       	adc	r19, r19
 28c:	82 0f       	add	r24, r18
 28e:	93 1f       	adc	r25, r19
 290:	eb e3       	ldi	r30, 0x3B	; 59
 292:	f0 e0       	ldi	r31, 0x00	; 0
 294:	e8 1b       	sub	r30, r24
 296:	f9 0b       	sbc	r31, r25
 298:	20 81       	ld	r18, Z
 29a:	81 e0       	ldi	r24, 0x01	; 1
 29c:	90 e0       	ldi	r25, 0x00	; 0
 29e:	02 c0       	rjmp	.+4      	; 0x2a4 <DIO_write+0x88>
 2a0:	88 0f       	add	r24, r24
 2a2:	99 1f       	adc	r25, r25
 2a4:	6a 95       	dec	r22
 2a6:	e2 f7       	brpl	.-8      	; 0x2a0 <DIO_write+0x84>
 2a8:	80 95       	com	r24
 2aa:	82 23       	and	r24, r18
 2ac:	80 83       	st	Z, r24
    }
}
 2ae:	0f 90       	pop	r0
 2b0:	df 91       	pop	r29
 2b2:	cf 91       	pop	r28
 2b4:	08 95       	ret

000002b6 <SOFTPWM_init>:
                  uint8_t size,
                  EN_PINS output_pin,
                  EN_EXT_INTERRUPT_t e,
                  EN_INTERRUPT_TRIGGER_t t,
                  EN_SENSITIVITY_t sensitivity)
{
 2b6:	cf 92       	push	r12
 2b8:	df 92       	push	r13
 2ba:	ef 92       	push	r14
 2bc:	0f 93       	push	r16
 2be:	1f 93       	push	r17
 2c0:	cf 93       	push	r28
 2c2:	df 93       	push	r29
 2c4:	6c 01       	movw	r12, r24
 2c6:	d6 2f       	mov	r29, r22
 2c8:	c4 2f       	mov	r28, r20
 2ca:	12 2f       	mov	r17, r18
    steps = (float*)realloc(steps, size);
 2cc:	70 e0       	ldi	r23, 0x00	; 0
 2ce:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <steps>
 2d2:	90 91 a1 00 	lds	r25, 0x00A1	; 0x8000a1 <steps+0x1>
 2d6:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <realloc>
    steps = s;
 2da:	d0 92 a1 00 	sts	0x00A1, r13	; 0x8000a1 <steps+0x1>
 2de:	c0 92 a0 00 	sts	0x00A0, r12	; 0x8000a0 <steps>
    num_of_steps = size / sizeof(float);
 2e2:	d6 95       	lsr	r29
 2e4:	d6 95       	lsr	r29
 2e6:	d0 93 7e 00 	sts	0x007E, r29	; 0x80007e <num_of_steps>
    
    while (output_pin > 7)
 2ea:	c8 30       	cpi	r28, 0x08	; 8
 2ec:	40 f0       	brcs	.+16     	; 0x2fe <SOFTPWM_init+0x48>
    {
        port_number++;
 2ee:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <port_number>
 2f2:	8f 5f       	subi	r24, 0xFF	; 255
 2f4:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <port_number>
        output_pin -= 8;
 2f8:	c8 50       	subi	r28, 0x08	; 8
{
    steps = (float*)realloc(steps, size);
    steps = s;
    num_of_steps = size / sizeof(float);
    
    while (output_pin > 7)
 2fa:	c8 30       	cpi	r28, 0x08	; 8
 2fc:	c0 f7       	brcc	.-16     	; 0x2ee <SOFTPWM_init+0x38>
    {
        port_number++;
        output_pin -= 8;
    } pin_number = output_pin;
 2fe:	c0 93 7c 00 	sts	0x007C, r28	; 0x80007c <__data_end>
    
    config[port_number][pin_number] = output; // Initialize target pin as output
 302:	e0 91 7d 00 	lds	r30, 0x007D	; 0x80007d <port_number>
 306:	f0 e0       	ldi	r31, 0x00	; 0
 308:	ee 0f       	add	r30, r30
 30a:	ff 1f       	adc	r31, r31
 30c:	ee 0f       	add	r30, r30
 30e:	ff 1f       	adc	r31, r31
 310:	ee 0f       	add	r30, r30
 312:	ff 1f       	adc	r31, r31
 314:	e1 58       	subi	r30, 0x81	; 129
 316:	ff 4f       	sbci	r31, 0xFF	; 255
 318:	ec 0f       	add	r30, r28
 31a:	f1 1d       	adc	r31, r1
 31c:	81 e0       	ldi	r24, 0x01	; 1
 31e:	80 83       	st	Z, r24
    DIO_init(config);
 320:	8f e7       	ldi	r24, 0x7F	; 127
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	0e 94 c2 00 	call	0x184	; 0x184 <DIO_init>
    
    clock_source = sensitivity;
 328:	e0 92 9f 00 	sts	0x009F, r14	; 0x80009f <clock_source>
    
    // Here we set the 3rd and 6th bits of TCCR0 to set the counter/timer mode
    *TCCR0 &= ~((1 << 3) | (1 << 6)); // 1011 1011 --> Clearing both bits = NORMAL mode
 32c:	83 b7       	in	r24, 0x33	; 51
 32e:	87 7b       	andi	r24, 0xB7	; 183
 330:	83 bf       	out	0x33, r24	; 51
    
    switch (e)
 332:	16 30       	cpi	r17, 0x06	; 6
 334:	19 f0       	breq	.+6      	; 0x33c <SOFTPWM_init+0x86>
 336:	17 30       	cpi	r17, 0x07	; 7
 338:	29 f0       	breq	.+10     	; 0x344 <SOFTPWM_init+0x8e>
 33a:	07 c0       	rjmp	.+14     	; 0x34a <SOFTPWM_init+0x94>
    {
        case INT0:
        {
            *MCUCR |= t;
 33c:	85 b7       	in	r24, 0x35	; 53
 33e:	08 2b       	or	r16, r24
 340:	05 bf       	out	0x35, r16	; 53
            break;
 342:	03 c0       	rjmp	.+6      	; 0x34a <SOFTPWM_init+0x94>
        }
        
        case INT1:
        {
            *MCUCR = t << 2;
 344:	00 0f       	add	r16, r16
 346:	00 0f       	add	r16, r16
 348:	05 bf       	out	0x35, r16	; 53
        
        default:
            break;
    }
    
    *TIMSK |= (1 << 0); // Setting TOIE0 so overflow causes an interrupt
 34a:	89 b7       	in	r24, 0x39	; 57
 34c:	81 60       	ori	r24, 0x01	; 1
 34e:	89 bf       	out	0x39, r24	; 57
    *TIMSK |= (1 << 1); // Setting OCIE0 so output compare match causes an interrupt
 350:	89 b7       	in	r24, 0x39	; 57
 352:	82 60       	ori	r24, 0x02	; 2
 354:	89 bf       	out	0x39, r24	; 57
    *SREG |= 1 << 7;
 356:	8f b7       	in	r24, 0x3f	; 63
 358:	80 68       	ori	r24, 0x80	; 128
 35a:	8f bf       	out	0x3f, r24	; 63
    *GICR |= 1 << e;
 35c:	2b b7       	in	r18, 0x3b	; 59
 35e:	81 e0       	ldi	r24, 0x01	; 1
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	02 c0       	rjmp	.+4      	; 0x368 <SOFTPWM_init+0xb2>
 364:	88 0f       	add	r24, r24
 366:	99 1f       	adc	r25, r25
 368:	1a 95       	dec	r17
 36a:	e2 f7       	brpl	.-8      	; 0x364 <SOFTPWM_init+0xae>
 36c:	82 2b       	or	r24, r18
 36e:	8b bf       	out	0x3b, r24	; 59
}
 370:	df 91       	pop	r29
 372:	cf 91       	pop	r28
 374:	1f 91       	pop	r17
 376:	0f 91       	pop	r16
 378:	ef 90       	pop	r14
 37a:	df 90       	pop	r13
 37c:	cf 90       	pop	r12
 37e:	08 95       	ret

00000380 <next_duty_cycle>:
//
//	OCR = 255 × Duty Cycle %ge

uint8_t next_duty_cycle(void)
{
    if (current_speed + 1 < num_of_steps)
 380:	40 91 66 00 	lds	r20, 0x0066	; 0x800066 <current_speed>
 384:	24 2f       	mov	r18, r20
 386:	04 2e       	mov	r0, r20
 388:	00 0c       	add	r0, r0
 38a:	33 0b       	sbc	r19, r19
 38c:	2f 5f       	subi	r18, 0xFF	; 255
 38e:	3f 4f       	sbci	r19, 0xFF	; 255
 390:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <num_of_steps>
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	28 17       	cp	r18, r24
 398:	39 07       	cpc	r19, r25
 39a:	d4 f4       	brge	.+52     	; 0x3d0 <next_duty_cycle+0x50>
    {
        current_speed++;
 39c:	4f 5f       	subi	r20, 0xFF	; 255
 39e:	40 93 66 00 	sts	0x0066, r20	; 0x800066 <current_speed>
        return (uint8_t) (255.0f * steps[current_speed]);
 3a2:	e0 91 a0 00 	lds	r30, 0x00A0	; 0x8000a0 <steps>
 3a6:	f0 91 a1 00 	lds	r31, 0x00A1	; 0x8000a1 <steps+0x1>
 3aa:	84 e0       	ldi	r24, 0x04	; 4
 3ac:	48 02       	muls	r20, r24
 3ae:	e0 0d       	add	r30, r0
 3b0:	f1 1d       	adc	r31, r1
 3b2:	11 24       	eor	r1, r1
 3b4:	20 e0       	ldi	r18, 0x00	; 0
 3b6:	30 e0       	ldi	r19, 0x00	; 0
 3b8:	4f e7       	ldi	r20, 0x7F	; 127
 3ba:	53 e4       	ldi	r21, 0x43	; 67
 3bc:	60 81       	ld	r22, Z
 3be:	71 81       	ldd	r23, Z+1	; 0x01
 3c0:	82 81       	ldd	r24, Z+2	; 0x02
 3c2:	93 81       	ldd	r25, Z+3	; 0x03
 3c4:	0e 94 0f 03 	call	0x61e	; 0x61e <__mulsf3>
 3c8:	0e 94 8f 02 	call	0x51e	; 0x51e <__fixunssfsi>
 3cc:	86 2f       	mov	r24, r22
 3ce:	08 95       	ret
    }
    else
    {
        current_speed = -1;
 3d0:	8f ef       	ldi	r24, 0xFF	; 255
 3d2:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <current_speed>
        return 0;
 3d6:	80 e0       	ldi	r24, 0x00	; 0
    }
}
 3d8:	08 95       	ret

000003da <__vector_1>:

// ISR for external interrupt 0
void __vector_1(void)
{
 3da:	1f 92       	push	r1
 3dc:	0f 92       	push	r0
 3de:	0f b6       	in	r0, 0x3f	; 63
 3e0:	0f 92       	push	r0
 3e2:	11 24       	eor	r1, r1
 3e4:	2f 93       	push	r18
 3e6:	3f 93       	push	r19
 3e8:	4f 93       	push	r20
 3ea:	5f 93       	push	r21
 3ec:	6f 93       	push	r22
 3ee:	7f 93       	push	r23
 3f0:	8f 93       	push	r24
 3f2:	9f 93       	push	r25
 3f4:	af 93       	push	r26
 3f6:	bf 93       	push	r27
 3f8:	ef 93       	push	r30
 3fa:	ff 93       	push	r31

    *OCR0 = next_duty_cycle(); // Get the next duration to be done in PWM
 3fc:	0e 94 c0 01 	call	0x380	; 0x380 <next_duty_cycle>
 400:	8c bf       	out	0x3c, r24	; 60
        set_HIGH();
}

inline void set_HIGH(void)
{
    *( PORTA - 3 * port_number ) |= (1 << pin_number);
 402:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <port_number>
 406:	90 e0       	ldi	r25, 0x00	; 0
 408:	9c 01       	movw	r18, r24
 40a:	22 0f       	add	r18, r18
 40c:	33 1f       	adc	r19, r19
 40e:	82 0f       	add	r24, r18
 410:	93 1f       	adc	r25, r19
 412:	eb e3       	ldi	r30, 0x3B	; 59
 414:	f0 e0       	ldi	r31, 0x00	; 0
 416:	e8 1b       	sub	r30, r24
 418:	f9 0b       	sbc	r31, r25
 41a:	20 81       	ld	r18, Z
 41c:	81 e0       	ldi	r24, 0x01	; 1
 41e:	90 e0       	ldi	r25, 0x00	; 0
 420:	00 90 7c 00 	lds	r0, 0x007C	; 0x80007c <__data_end>
 424:	02 c0       	rjmp	.+4      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
 426:	88 0f       	add	r24, r24
 428:	99 1f       	adc	r25, r25
 42a:	0a 94       	dec	r0
 42c:	e2 f7       	brpl	.-8      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
 42e:	82 2b       	or	r24, r18
 430:	80 83       	st	Z, r24
void __vector_1(void)
{

    *OCR0 = next_duty_cycle(); // Get the next duration to be done in PWM
    set_HIGH();
    *TCCR0 |= clock_source; // Start the timer with preset clock source
 432:	93 b7       	in	r25, 0x33	; 51
 434:	80 91 9f 00 	lds	r24, 0x009F	; 0x80009f <clock_source>
 438:	89 2b       	or	r24, r25
 43a:	83 bf       	out	0x33, r24	; 51
}
 43c:	ff 91       	pop	r31
 43e:	ef 91       	pop	r30
 440:	bf 91       	pop	r27
 442:	af 91       	pop	r26
 444:	9f 91       	pop	r25
 446:	8f 91       	pop	r24
 448:	7f 91       	pop	r23
 44a:	6f 91       	pop	r22
 44c:	5f 91       	pop	r21
 44e:	4f 91       	pop	r20
 450:	3f 91       	pop	r19
 452:	2f 91       	pop	r18
 454:	0f 90       	pop	r0
 456:	0f be       	out	0x3f, r0	; 63
 458:	0f 90       	pop	r0
 45a:	1f 90       	pop	r1
 45c:	18 95       	reti

0000045e <__vector_10>:

// ISR for T0 Compare Match
void __vector_10(void)
{
 45e:	1f 92       	push	r1
 460:	0f 92       	push	r0
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	0f 92       	push	r0
 466:	11 24       	eor	r1, r1
 468:	2f 93       	push	r18
 46a:	3f 93       	push	r19
 46c:	8f 93       	push	r24
 46e:	9f 93       	push	r25
 470:	ef 93       	push	r30
 472:	ff 93       	push	r31
    *( PORTA - 3 * port_number ) |= (1 << pin_number);
}

inline void set_LOW(void)
{
    *( PORTA - 3 * port_number ) &= ~(1 << pin_number);
 474:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <port_number>
 478:	90 e0       	ldi	r25, 0x00	; 0
 47a:	9c 01       	movw	r18, r24
 47c:	22 0f       	add	r18, r18
 47e:	33 1f       	adc	r19, r19
 480:	82 0f       	add	r24, r18
 482:	93 1f       	adc	r25, r19
 484:	eb e3       	ldi	r30, 0x3B	; 59
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	e8 1b       	sub	r30, r24
 48a:	f9 0b       	sbc	r31, r25
 48c:	20 81       	ld	r18, Z
 48e:	81 e0       	ldi	r24, 0x01	; 1
 490:	90 e0       	ldi	r25, 0x00	; 0
 492:	00 90 7c 00 	lds	r0, 0x007C	; 0x80007c <__data_end>
 496:	02 c0       	rjmp	.+4      	; 0x49c <__vector_10+0x3e>
 498:	88 0f       	add	r24, r24
 49a:	99 1f       	adc	r25, r25
 49c:	0a 94       	dec	r0
 49e:	e2 f7       	brpl	.-8      	; 0x498 <__vector_10+0x3a>
 4a0:	80 95       	com	r24
 4a2:	82 23       	and	r24, r18
 4a4:	80 83       	st	Z, r24

// ISR for T0 Compare Match
void __vector_10(void)
{
    set_LOW();
}
 4a6:	ff 91       	pop	r31
 4a8:	ef 91       	pop	r30
 4aa:	9f 91       	pop	r25
 4ac:	8f 91       	pop	r24
 4ae:	3f 91       	pop	r19
 4b0:	2f 91       	pop	r18
 4b2:	0f 90       	pop	r0
 4b4:	0f be       	out	0x3f, r0	; 63
 4b6:	0f 90       	pop	r0
 4b8:	1f 90       	pop	r1
 4ba:	18 95       	reti

000004bc <__vector_11>:

// ISR for T0 Overflow
void __vector_11(void)
{
 4bc:	1f 92       	push	r1
 4be:	0f 92       	push	r0
 4c0:	0f b6       	in	r0, 0x3f	; 63
 4c2:	0f 92       	push	r0
 4c4:	11 24       	eor	r1, r1
 4c6:	2f 93       	push	r18
 4c8:	3f 93       	push	r19
 4ca:	8f 93       	push	r24
 4cc:	9f 93       	push	r25
 4ce:	ef 93       	push	r30
 4d0:	ff 93       	push	r31
    if (*OCR0) // If non-zero... *** (Read below)
 4d2:	8c b7       	in	r24, 0x3c	; 60
 4d4:	88 23       	and	r24, r24
 4d6:	c1 f0       	breq	.+48     	; 0x508 <__vector_11+0x4c>
        set_HIGH();
}

inline void set_HIGH(void)
{
    *( PORTA - 3 * port_number ) |= (1 << pin_number);
 4d8:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <port_number>
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	9c 01       	movw	r18, r24
 4e0:	22 0f       	add	r18, r18
 4e2:	33 1f       	adc	r19, r19
 4e4:	82 0f       	add	r24, r18
 4e6:	93 1f       	adc	r25, r19
 4e8:	eb e3       	ldi	r30, 0x3B	; 59
 4ea:	f0 e0       	ldi	r31, 0x00	; 0
 4ec:	e8 1b       	sub	r30, r24
 4ee:	f9 0b       	sbc	r31, r25
 4f0:	20 81       	ld	r18, Z
 4f2:	81 e0       	ldi	r24, 0x01	; 1
 4f4:	90 e0       	ldi	r25, 0x00	; 0
 4f6:	00 90 7c 00 	lds	r0, 0x007C	; 0x80007c <__data_end>
 4fa:	02 c0       	rjmp	.+4      	; 0x500 <__vector_11+0x44>
 4fc:	88 0f       	add	r24, r24
 4fe:	99 1f       	adc	r25, r25
 500:	0a 94       	dec	r0
 502:	e2 f7       	brpl	.-8      	; 0x4fc <__vector_11+0x40>
 504:	82 2b       	or	r24, r18
 506:	80 83       	st	Z, r24
// ISR for T0 Overflow
void __vector_11(void)
{
    if (*OCR0) // If non-zero... *** (Read below)
        set_HIGH();
}
 508:	ff 91       	pop	r31
 50a:	ef 91       	pop	r30
 50c:	9f 91       	pop	r25
 50e:	8f 91       	pop	r24
 510:	3f 91       	pop	r19
 512:	2f 91       	pop	r18
 514:	0f 90       	pop	r0
 516:	0f be       	out	0x3f, r0	; 63
 518:	0f 90       	pop	r0
 51a:	1f 90       	pop	r1
 51c:	18 95       	reti

0000051e <__fixunssfsi>:
 51e:	0e 94 ee 02 	call	0x5dc	; 0x5dc <__fp_splitA>
 522:	88 f0       	brcs	.+34     	; 0x546 <__fixunssfsi+0x28>
 524:	9f 57       	subi	r25, 0x7F	; 127
 526:	98 f0       	brcs	.+38     	; 0x54e <__fixunssfsi+0x30>
 528:	b9 2f       	mov	r27, r25
 52a:	99 27       	eor	r25, r25
 52c:	b7 51       	subi	r27, 0x17	; 23
 52e:	b0 f0       	brcs	.+44     	; 0x55c <__fixunssfsi+0x3e>
 530:	e1 f0       	breq	.+56     	; 0x56a <__fixunssfsi+0x4c>
 532:	66 0f       	add	r22, r22
 534:	77 1f       	adc	r23, r23
 536:	88 1f       	adc	r24, r24
 538:	99 1f       	adc	r25, r25
 53a:	1a f0       	brmi	.+6      	; 0x542 <__fixunssfsi+0x24>
 53c:	ba 95       	dec	r27
 53e:	c9 f7       	brne	.-14     	; 0x532 <__fixunssfsi+0x14>
 540:	14 c0       	rjmp	.+40     	; 0x56a <__fixunssfsi+0x4c>
 542:	b1 30       	cpi	r27, 0x01	; 1
 544:	91 f0       	breq	.+36     	; 0x56a <__fixunssfsi+0x4c>
 546:	0e 94 08 03 	call	0x610	; 0x610 <__fp_zero>
 54a:	b1 e0       	ldi	r27, 0x01	; 1
 54c:	08 95       	ret
 54e:	0c 94 08 03 	jmp	0x610	; 0x610 <__fp_zero>
 552:	67 2f       	mov	r22, r23
 554:	78 2f       	mov	r23, r24
 556:	88 27       	eor	r24, r24
 558:	b8 5f       	subi	r27, 0xF8	; 248
 55a:	39 f0       	breq	.+14     	; 0x56a <__fixunssfsi+0x4c>
 55c:	b9 3f       	cpi	r27, 0xF9	; 249
 55e:	cc f3       	brlt	.-14     	; 0x552 <__fixunssfsi+0x34>
 560:	86 95       	lsr	r24
 562:	77 95       	ror	r23
 564:	67 95       	ror	r22
 566:	b3 95       	inc	r27
 568:	d9 f7       	brne	.-10     	; 0x560 <__fixunssfsi+0x42>
 56a:	3e f4       	brtc	.+14     	; 0x57a <__fixunssfsi+0x5c>
 56c:	90 95       	com	r25
 56e:	80 95       	com	r24
 570:	70 95       	com	r23
 572:	61 95       	neg	r22
 574:	7f 4f       	sbci	r23, 0xFF	; 255
 576:	8f 4f       	sbci	r24, 0xFF	; 255
 578:	9f 4f       	sbci	r25, 0xFF	; 255
 57a:	08 95       	ret

0000057c <__fp_inf>:
 57c:	97 f9       	bld	r25, 7
 57e:	9f 67       	ori	r25, 0x7F	; 127
 580:	80 e8       	ldi	r24, 0x80	; 128
 582:	70 e0       	ldi	r23, 0x00	; 0
 584:	60 e0       	ldi	r22, 0x00	; 0
 586:	08 95       	ret

00000588 <__fp_nan>:
 588:	9f ef       	ldi	r25, 0xFF	; 255
 58a:	80 ec       	ldi	r24, 0xC0	; 192
 58c:	08 95       	ret

0000058e <__fp_pscA>:
 58e:	00 24       	eor	r0, r0
 590:	0a 94       	dec	r0
 592:	16 16       	cp	r1, r22
 594:	17 06       	cpc	r1, r23
 596:	18 06       	cpc	r1, r24
 598:	09 06       	cpc	r0, r25
 59a:	08 95       	ret

0000059c <__fp_pscB>:
 59c:	00 24       	eor	r0, r0
 59e:	0a 94       	dec	r0
 5a0:	12 16       	cp	r1, r18
 5a2:	13 06       	cpc	r1, r19
 5a4:	14 06       	cpc	r1, r20
 5a6:	05 06       	cpc	r0, r21
 5a8:	08 95       	ret

000005aa <__fp_round>:
 5aa:	09 2e       	mov	r0, r25
 5ac:	03 94       	inc	r0
 5ae:	00 0c       	add	r0, r0
 5b0:	11 f4       	brne	.+4      	; 0x5b6 <__fp_round+0xc>
 5b2:	88 23       	and	r24, r24
 5b4:	52 f0       	brmi	.+20     	; 0x5ca <__fp_round+0x20>
 5b6:	bb 0f       	add	r27, r27
 5b8:	40 f4       	brcc	.+16     	; 0x5ca <__fp_round+0x20>
 5ba:	bf 2b       	or	r27, r31
 5bc:	11 f4       	brne	.+4      	; 0x5c2 <__fp_round+0x18>
 5be:	60 ff       	sbrs	r22, 0
 5c0:	04 c0       	rjmp	.+8      	; 0x5ca <__fp_round+0x20>
 5c2:	6f 5f       	subi	r22, 0xFF	; 255
 5c4:	7f 4f       	sbci	r23, 0xFF	; 255
 5c6:	8f 4f       	sbci	r24, 0xFF	; 255
 5c8:	9f 4f       	sbci	r25, 0xFF	; 255
 5ca:	08 95       	ret

000005cc <__fp_split3>:
 5cc:	57 fd       	sbrc	r21, 7
 5ce:	90 58       	subi	r25, 0x80	; 128
 5d0:	44 0f       	add	r20, r20
 5d2:	55 1f       	adc	r21, r21
 5d4:	59 f0       	breq	.+22     	; 0x5ec <__fp_splitA+0x10>
 5d6:	5f 3f       	cpi	r21, 0xFF	; 255
 5d8:	71 f0       	breq	.+28     	; 0x5f6 <__fp_splitA+0x1a>
 5da:	47 95       	ror	r20

000005dc <__fp_splitA>:
 5dc:	88 0f       	add	r24, r24
 5de:	97 fb       	bst	r25, 7
 5e0:	99 1f       	adc	r25, r25
 5e2:	61 f0       	breq	.+24     	; 0x5fc <__fp_splitA+0x20>
 5e4:	9f 3f       	cpi	r25, 0xFF	; 255
 5e6:	79 f0       	breq	.+30     	; 0x606 <__fp_splitA+0x2a>
 5e8:	87 95       	ror	r24
 5ea:	08 95       	ret
 5ec:	12 16       	cp	r1, r18
 5ee:	13 06       	cpc	r1, r19
 5f0:	14 06       	cpc	r1, r20
 5f2:	55 1f       	adc	r21, r21
 5f4:	f2 cf       	rjmp	.-28     	; 0x5da <__fp_split3+0xe>
 5f6:	46 95       	lsr	r20
 5f8:	f1 df       	rcall	.-30     	; 0x5dc <__fp_splitA>
 5fa:	08 c0       	rjmp	.+16     	; 0x60c <__fp_splitA+0x30>
 5fc:	16 16       	cp	r1, r22
 5fe:	17 06       	cpc	r1, r23
 600:	18 06       	cpc	r1, r24
 602:	99 1f       	adc	r25, r25
 604:	f1 cf       	rjmp	.-30     	; 0x5e8 <__fp_splitA+0xc>
 606:	86 95       	lsr	r24
 608:	71 05       	cpc	r23, r1
 60a:	61 05       	cpc	r22, r1
 60c:	08 94       	sec
 60e:	08 95       	ret

00000610 <__fp_zero>:
 610:	e8 94       	clt

00000612 <__fp_szero>:
 612:	bb 27       	eor	r27, r27
 614:	66 27       	eor	r22, r22
 616:	77 27       	eor	r23, r23
 618:	cb 01       	movw	r24, r22
 61a:	97 f9       	bld	r25, 7
 61c:	08 95       	ret

0000061e <__mulsf3>:
 61e:	0e 94 22 03 	call	0x644	; 0x644 <__mulsf3x>
 622:	0c 94 d5 02 	jmp	0x5aa	; 0x5aa <__fp_round>
 626:	0e 94 c7 02 	call	0x58e	; 0x58e <__fp_pscA>
 62a:	38 f0       	brcs	.+14     	; 0x63a <__mulsf3+0x1c>
 62c:	0e 94 ce 02 	call	0x59c	; 0x59c <__fp_pscB>
 630:	20 f0       	brcs	.+8      	; 0x63a <__mulsf3+0x1c>
 632:	95 23       	and	r25, r21
 634:	11 f0       	breq	.+4      	; 0x63a <__mulsf3+0x1c>
 636:	0c 94 be 02 	jmp	0x57c	; 0x57c <__fp_inf>
 63a:	0c 94 c4 02 	jmp	0x588	; 0x588 <__fp_nan>
 63e:	11 24       	eor	r1, r1
 640:	0c 94 09 03 	jmp	0x612	; 0x612 <__fp_szero>

00000644 <__mulsf3x>:
 644:	0e 94 e6 02 	call	0x5cc	; 0x5cc <__fp_split3>
 648:	70 f3       	brcs	.-36     	; 0x626 <__mulsf3+0x8>

0000064a <__mulsf3_pse>:
 64a:	95 9f       	mul	r25, r21
 64c:	c1 f3       	breq	.-16     	; 0x63e <__mulsf3+0x20>
 64e:	95 0f       	add	r25, r21
 650:	50 e0       	ldi	r21, 0x00	; 0
 652:	55 1f       	adc	r21, r21
 654:	62 9f       	mul	r22, r18
 656:	f0 01       	movw	r30, r0
 658:	72 9f       	mul	r23, r18
 65a:	bb 27       	eor	r27, r27
 65c:	f0 0d       	add	r31, r0
 65e:	b1 1d       	adc	r27, r1
 660:	63 9f       	mul	r22, r19
 662:	aa 27       	eor	r26, r26
 664:	f0 0d       	add	r31, r0
 666:	b1 1d       	adc	r27, r1
 668:	aa 1f       	adc	r26, r26
 66a:	64 9f       	mul	r22, r20
 66c:	66 27       	eor	r22, r22
 66e:	b0 0d       	add	r27, r0
 670:	a1 1d       	adc	r26, r1
 672:	66 1f       	adc	r22, r22
 674:	82 9f       	mul	r24, r18
 676:	22 27       	eor	r18, r18
 678:	b0 0d       	add	r27, r0
 67a:	a1 1d       	adc	r26, r1
 67c:	62 1f       	adc	r22, r18
 67e:	73 9f       	mul	r23, r19
 680:	b0 0d       	add	r27, r0
 682:	a1 1d       	adc	r26, r1
 684:	62 1f       	adc	r22, r18
 686:	83 9f       	mul	r24, r19
 688:	a0 0d       	add	r26, r0
 68a:	61 1d       	adc	r22, r1
 68c:	22 1f       	adc	r18, r18
 68e:	74 9f       	mul	r23, r20
 690:	33 27       	eor	r19, r19
 692:	a0 0d       	add	r26, r0
 694:	61 1d       	adc	r22, r1
 696:	23 1f       	adc	r18, r19
 698:	84 9f       	mul	r24, r20
 69a:	60 0d       	add	r22, r0
 69c:	21 1d       	adc	r18, r1
 69e:	82 2f       	mov	r24, r18
 6a0:	76 2f       	mov	r23, r22
 6a2:	6a 2f       	mov	r22, r26
 6a4:	11 24       	eor	r1, r1
 6a6:	9f 57       	subi	r25, 0x7F	; 127
 6a8:	50 40       	sbci	r21, 0x00	; 0
 6aa:	9a f0       	brmi	.+38     	; 0x6d2 <__mulsf3_pse+0x88>
 6ac:	f1 f0       	breq	.+60     	; 0x6ea <__mulsf3_pse+0xa0>
 6ae:	88 23       	and	r24, r24
 6b0:	4a f0       	brmi	.+18     	; 0x6c4 <__mulsf3_pse+0x7a>
 6b2:	ee 0f       	add	r30, r30
 6b4:	ff 1f       	adc	r31, r31
 6b6:	bb 1f       	adc	r27, r27
 6b8:	66 1f       	adc	r22, r22
 6ba:	77 1f       	adc	r23, r23
 6bc:	88 1f       	adc	r24, r24
 6be:	91 50       	subi	r25, 0x01	; 1
 6c0:	50 40       	sbci	r21, 0x00	; 0
 6c2:	a9 f7       	brne	.-22     	; 0x6ae <__mulsf3_pse+0x64>
 6c4:	9e 3f       	cpi	r25, 0xFE	; 254
 6c6:	51 05       	cpc	r21, r1
 6c8:	80 f0       	brcs	.+32     	; 0x6ea <__mulsf3_pse+0xa0>
 6ca:	0c 94 be 02 	jmp	0x57c	; 0x57c <__fp_inf>
 6ce:	0c 94 09 03 	jmp	0x612	; 0x612 <__fp_szero>
 6d2:	5f 3f       	cpi	r21, 0xFF	; 255
 6d4:	e4 f3       	brlt	.-8      	; 0x6ce <__mulsf3_pse+0x84>
 6d6:	98 3e       	cpi	r25, 0xE8	; 232
 6d8:	d4 f3       	brlt	.-12     	; 0x6ce <__mulsf3_pse+0x84>
 6da:	86 95       	lsr	r24
 6dc:	77 95       	ror	r23
 6de:	67 95       	ror	r22
 6e0:	b7 95       	ror	r27
 6e2:	f7 95       	ror	r31
 6e4:	e7 95       	ror	r30
 6e6:	9f 5f       	subi	r25, 0xFF	; 255
 6e8:	c1 f7       	brne	.-16     	; 0x6da <__mulsf3_pse+0x90>
 6ea:	fe 2b       	or	r31, r30
 6ec:	88 0f       	add	r24, r24
 6ee:	91 1d       	adc	r25, r1
 6f0:	96 95       	lsr	r25
 6f2:	87 95       	ror	r24
 6f4:	97 f9       	bld	r25, 7
 6f6:	08 95       	ret

000006f8 <realloc>:
 6f8:	a0 e0       	ldi	r26, 0x00	; 0
 6fa:	b0 e0       	ldi	r27, 0x00	; 0
 6fc:	e2 e8       	ldi	r30, 0x82	; 130
 6fe:	f3 e0       	ldi	r31, 0x03	; 3
 700:	0c 94 70 05 	jmp	0xae0	; 0xae0 <__prologue_saves__+0x8>
 704:	ec 01       	movw	r28, r24
 706:	00 97       	sbiw	r24, 0x00	; 0
 708:	21 f4       	brne	.+8      	; 0x712 <realloc+0x1a>
 70a:	cb 01       	movw	r24, r22
 70c:	0e 94 4b 04 	call	0x896	; 0x896 <malloc>
 710:	b4 c0       	rjmp	.+360    	; 0x87a <__stack+0x1b>
 712:	fc 01       	movw	r30, r24
 714:	e6 0f       	add	r30, r22
 716:	f7 1f       	adc	r31, r23
 718:	9c 01       	movw	r18, r24
 71a:	22 50       	subi	r18, 0x02	; 2
 71c:	31 09       	sbc	r19, r1
 71e:	e2 17       	cp	r30, r18
 720:	f3 07       	cpc	r31, r19
 722:	08 f4       	brcc	.+2      	; 0x726 <realloc+0x2e>
 724:	a8 c0       	rjmp	.+336    	; 0x876 <__stack+0x17>
 726:	d9 01       	movw	r26, r18
 728:	0d 91       	ld	r16, X+
 72a:	1c 91       	ld	r17, X
 72c:	11 97       	sbiw	r26, 0x01	; 1
 72e:	06 17       	cp	r16, r22
 730:	17 07       	cpc	r17, r23
 732:	b0 f0       	brcs	.+44     	; 0x760 <realloc+0x68>
 734:	05 30       	cpi	r16, 0x05	; 5
 736:	11 05       	cpc	r17, r1
 738:	08 f4       	brcc	.+2      	; 0x73c <realloc+0x44>
 73a:	9b c0       	rjmp	.+310    	; 0x872 <__stack+0x13>
 73c:	c8 01       	movw	r24, r16
 73e:	04 97       	sbiw	r24, 0x04	; 4
 740:	86 17       	cp	r24, r22
 742:	97 07       	cpc	r25, r23
 744:	08 f4       	brcc	.+2      	; 0x748 <realloc+0x50>
 746:	95 c0       	rjmp	.+298    	; 0x872 <__stack+0x13>
 748:	02 50       	subi	r16, 0x02	; 2
 74a:	11 09       	sbc	r17, r1
 74c:	06 1b       	sub	r16, r22
 74e:	17 0b       	sbc	r17, r23
 750:	01 93       	st	Z+, r16
 752:	11 93       	st	Z+, r17
 754:	6d 93       	st	X+, r22
 756:	7c 93       	st	X, r23
 758:	cf 01       	movw	r24, r30
 75a:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <free>
 75e:	89 c0       	rjmp	.+274    	; 0x872 <__stack+0x13>
 760:	5b 01       	movw	r10, r22
 762:	a0 1a       	sub	r10, r16
 764:	b1 0a       	sbc	r11, r17
 766:	4c 01       	movw	r8, r24
 768:	80 0e       	add	r8, r16
 76a:	91 1e       	adc	r9, r17
 76c:	a0 91 a4 00 	lds	r26, 0x00A4	; 0x8000a4 <__flp>
 770:	b0 91 a5 00 	lds	r27, 0x00A5	; 0x8000a5 <__flp+0x1>
 774:	61 2c       	mov	r6, r1
 776:	71 2c       	mov	r7, r1
 778:	e1 2c       	mov	r14, r1
 77a:	f1 2c       	mov	r15, r1
 77c:	10 97       	sbiw	r26, 0x00	; 0
 77e:	09 f4       	brne	.+2      	; 0x782 <realloc+0x8a>
 780:	46 c0       	rjmp	.+140    	; 0x80e <realloc+0x116>
 782:	8d 91       	ld	r24, X+
 784:	9c 91       	ld	r25, X
 786:	11 97       	sbiw	r26, 0x01	; 1
 788:	a8 15       	cp	r26, r8
 78a:	b9 05       	cpc	r27, r9
 78c:	b1 f5       	brne	.+108    	; 0x7fa <realloc+0x102>
 78e:	6c 01       	movw	r12, r24
 790:	42 e0       	ldi	r20, 0x02	; 2
 792:	c4 0e       	add	r12, r20
 794:	d1 1c       	adc	r13, r1
 796:	ca 14       	cp	r12, r10
 798:	db 04       	cpc	r13, r11
 79a:	78 f1       	brcs	.+94     	; 0x7fa <realloc+0x102>
 79c:	4c 01       	movw	r8, r24
 79e:	8a 18       	sub	r8, r10
 7a0:	9b 08       	sbc	r9, r11
 7a2:	64 01       	movw	r12, r8
 7a4:	42 e0       	ldi	r20, 0x02	; 2
 7a6:	c4 0e       	add	r12, r20
 7a8:	d1 1c       	adc	r13, r1
 7aa:	12 96       	adiw	r26, 0x02	; 2
 7ac:	bc 90       	ld	r11, X
 7ae:	12 97       	sbiw	r26, 0x02	; 2
 7b0:	13 96       	adiw	r26, 0x03	; 3
 7b2:	ac 91       	ld	r26, X
 7b4:	b5 e0       	ldi	r27, 0x05	; 5
 7b6:	cb 16       	cp	r12, r27
 7b8:	d1 04       	cpc	r13, r1
 7ba:	40 f0       	brcs	.+16     	; 0x7cc <realloc+0xd4>
 7bc:	b2 82       	std	Z+2, r11	; 0x02
 7be:	a3 83       	std	Z+3, r26	; 0x03
 7c0:	91 82       	std	Z+1, r9	; 0x01
 7c2:	80 82       	st	Z, r8
 7c4:	d9 01       	movw	r26, r18
 7c6:	6d 93       	st	X+, r22
 7c8:	7c 93       	st	X, r23
 7ca:	09 c0       	rjmp	.+18     	; 0x7de <realloc+0xe6>
 7cc:	0e 5f       	subi	r16, 0xFE	; 254
 7ce:	1f 4f       	sbci	r17, 0xFF	; 255
 7d0:	80 0f       	add	r24, r16
 7d2:	91 1f       	adc	r25, r17
 7d4:	f9 01       	movw	r30, r18
 7d6:	91 83       	std	Z+1, r25	; 0x01
 7d8:	80 83       	st	Z, r24
 7da:	eb 2d       	mov	r30, r11
 7dc:	fa 2f       	mov	r31, r26
 7de:	e1 14       	cp	r14, r1
 7e0:	f1 04       	cpc	r15, r1
 7e2:	31 f0       	breq	.+12     	; 0x7f0 <realloc+0xf8>
 7e4:	d7 01       	movw	r26, r14
 7e6:	13 96       	adiw	r26, 0x03	; 3
 7e8:	fc 93       	st	X, r31
 7ea:	ee 93       	st	-X, r30
 7ec:	12 97       	sbiw	r26, 0x02	; 2
 7ee:	41 c0       	rjmp	.+130    	; 0x872 <__stack+0x13>
 7f0:	f0 93 a5 00 	sts	0x00A5, r31	; 0x8000a5 <__flp+0x1>
 7f4:	e0 93 a4 00 	sts	0x00A4, r30	; 0x8000a4 <__flp>
 7f8:	3c c0       	rjmp	.+120    	; 0x872 <__stack+0x13>
 7fa:	68 16       	cp	r6, r24
 7fc:	79 06       	cpc	r7, r25
 7fe:	08 f4       	brcc	.+2      	; 0x802 <realloc+0x10a>
 800:	3c 01       	movw	r6, r24
 802:	7d 01       	movw	r14, r26
 804:	12 96       	adiw	r26, 0x02	; 2
 806:	0d 90       	ld	r0, X+
 808:	bc 91       	ld	r27, X
 80a:	a0 2d       	mov	r26, r0
 80c:	b7 cf       	rjmp	.-146    	; 0x77c <realloc+0x84>
 80e:	80 91 a2 00 	lds	r24, 0x00A2	; 0x8000a2 <__brkval>
 812:	90 91 a3 00 	lds	r25, 0x00A3	; 0x8000a3 <__brkval+0x1>
 816:	88 16       	cp	r8, r24
 818:	99 06       	cpc	r9, r25
 81a:	e1 f4       	brne	.+56     	; 0x854 <realloc+0x15c>
 81c:	66 16       	cp	r6, r22
 81e:	77 06       	cpc	r7, r23
 820:	c8 f4       	brcc	.+50     	; 0x854 <realloc+0x15c>
 822:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
 826:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__data_start+0x1>
 82a:	00 97       	sbiw	r24, 0x00	; 0
 82c:	41 f4       	brne	.+16     	; 0x83e <realloc+0x146>
 82e:	8d b7       	in	r24, 0x3d	; 61
 830:	9e b7       	in	r25, 0x3e	; 62
 832:	40 91 64 00 	lds	r20, 0x0064	; 0x800064 <__malloc_margin>
 836:	50 91 65 00 	lds	r21, 0x0065	; 0x800065 <__malloc_margin+0x1>
 83a:	84 1b       	sub	r24, r20
 83c:	95 0b       	sbc	r25, r21
 83e:	e8 17       	cp	r30, r24
 840:	f9 07       	cpc	r31, r25
 842:	c8 f4       	brcc	.+50     	; 0x876 <__stack+0x17>
 844:	f0 93 a3 00 	sts	0x00A3, r31	; 0x8000a3 <__brkval+0x1>
 848:	e0 93 a2 00 	sts	0x00A2, r30	; 0x8000a2 <__brkval>
 84c:	f9 01       	movw	r30, r18
 84e:	71 83       	std	Z+1, r23	; 0x01
 850:	60 83       	st	Z, r22
 852:	0f c0       	rjmp	.+30     	; 0x872 <__stack+0x13>
 854:	cb 01       	movw	r24, r22
 856:	0e 94 4b 04 	call	0x896	; 0x896 <malloc>
 85a:	7c 01       	movw	r14, r24
 85c:	00 97       	sbiw	r24, 0x00	; 0
 85e:	59 f0       	breq	.+22     	; 0x876 <__stack+0x17>
 860:	a8 01       	movw	r20, r16
 862:	be 01       	movw	r22, r28
 864:	0e 94 42 04 	call	0x884	; 0x884 <memcpy>
 868:	ce 01       	movw	r24, r28
 86a:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <free>
 86e:	c7 01       	movw	r24, r14
 870:	04 c0       	rjmp	.+8      	; 0x87a <__stack+0x1b>
 872:	ce 01       	movw	r24, r28
 874:	02 c0       	rjmp	.+4      	; 0x87a <__stack+0x1b>
 876:	80 e0       	ldi	r24, 0x00	; 0
 878:	90 e0       	ldi	r25, 0x00	; 0
 87a:	cd b7       	in	r28, 0x3d	; 61
 87c:	de b7       	in	r29, 0x3e	; 62
 87e:	ee e0       	ldi	r30, 0x0E	; 14
 880:	0c 94 8c 05 	jmp	0xb18	; 0xb18 <__epilogue_restores__+0x8>

00000884 <memcpy>:
 884:	fb 01       	movw	r30, r22
 886:	dc 01       	movw	r26, r24
 888:	02 c0       	rjmp	.+4      	; 0x88e <memcpy+0xa>
 88a:	01 90       	ld	r0, Z+
 88c:	0d 92       	st	X+, r0
 88e:	41 50       	subi	r20, 0x01	; 1
 890:	50 40       	sbci	r21, 0x00	; 0
 892:	d8 f7       	brcc	.-10     	; 0x88a <memcpy+0x6>
 894:	08 95       	ret

00000896 <malloc>:
 896:	0f 93       	push	r16
 898:	1f 93       	push	r17
 89a:	cf 93       	push	r28
 89c:	df 93       	push	r29
 89e:	82 30       	cpi	r24, 0x02	; 2
 8a0:	91 05       	cpc	r25, r1
 8a2:	10 f4       	brcc	.+4      	; 0x8a8 <malloc+0x12>
 8a4:	82 e0       	ldi	r24, 0x02	; 2
 8a6:	90 e0       	ldi	r25, 0x00	; 0
 8a8:	e0 91 a4 00 	lds	r30, 0x00A4	; 0x8000a4 <__flp>
 8ac:	f0 91 a5 00 	lds	r31, 0x00A5	; 0x8000a5 <__flp+0x1>
 8b0:	20 e0       	ldi	r18, 0x00	; 0
 8b2:	30 e0       	ldi	r19, 0x00	; 0
 8b4:	a0 e0       	ldi	r26, 0x00	; 0
 8b6:	b0 e0       	ldi	r27, 0x00	; 0
 8b8:	30 97       	sbiw	r30, 0x00	; 0
 8ba:	19 f1       	breq	.+70     	; 0x902 <malloc+0x6c>
 8bc:	40 81       	ld	r20, Z
 8be:	51 81       	ldd	r21, Z+1	; 0x01
 8c0:	02 81       	ldd	r16, Z+2	; 0x02
 8c2:	13 81       	ldd	r17, Z+3	; 0x03
 8c4:	48 17       	cp	r20, r24
 8c6:	59 07       	cpc	r21, r25
 8c8:	c8 f0       	brcs	.+50     	; 0x8fc <malloc+0x66>
 8ca:	84 17       	cp	r24, r20
 8cc:	95 07       	cpc	r25, r21
 8ce:	69 f4       	brne	.+26     	; 0x8ea <malloc+0x54>
 8d0:	10 97       	sbiw	r26, 0x00	; 0
 8d2:	31 f0       	breq	.+12     	; 0x8e0 <malloc+0x4a>
 8d4:	12 96       	adiw	r26, 0x02	; 2
 8d6:	0c 93       	st	X, r16
 8d8:	12 97       	sbiw	r26, 0x02	; 2
 8da:	13 96       	adiw	r26, 0x03	; 3
 8dc:	1c 93       	st	X, r17
 8de:	27 c0       	rjmp	.+78     	; 0x92e <malloc+0x98>
 8e0:	00 93 a4 00 	sts	0x00A4, r16	; 0x8000a4 <__flp>
 8e4:	10 93 a5 00 	sts	0x00A5, r17	; 0x8000a5 <__flp+0x1>
 8e8:	22 c0       	rjmp	.+68     	; 0x92e <malloc+0x98>
 8ea:	21 15       	cp	r18, r1
 8ec:	31 05       	cpc	r19, r1
 8ee:	19 f0       	breq	.+6      	; 0x8f6 <malloc+0x60>
 8f0:	42 17       	cp	r20, r18
 8f2:	53 07       	cpc	r21, r19
 8f4:	18 f4       	brcc	.+6      	; 0x8fc <malloc+0x66>
 8f6:	9a 01       	movw	r18, r20
 8f8:	bd 01       	movw	r22, r26
 8fa:	ef 01       	movw	r28, r30
 8fc:	df 01       	movw	r26, r30
 8fe:	f8 01       	movw	r30, r16
 900:	db cf       	rjmp	.-74     	; 0x8b8 <malloc+0x22>
 902:	21 15       	cp	r18, r1
 904:	31 05       	cpc	r19, r1
 906:	f9 f0       	breq	.+62     	; 0x946 <malloc+0xb0>
 908:	28 1b       	sub	r18, r24
 90a:	39 0b       	sbc	r19, r25
 90c:	24 30       	cpi	r18, 0x04	; 4
 90e:	31 05       	cpc	r19, r1
 910:	80 f4       	brcc	.+32     	; 0x932 <malloc+0x9c>
 912:	8a 81       	ldd	r24, Y+2	; 0x02
 914:	9b 81       	ldd	r25, Y+3	; 0x03
 916:	61 15       	cp	r22, r1
 918:	71 05       	cpc	r23, r1
 91a:	21 f0       	breq	.+8      	; 0x924 <malloc+0x8e>
 91c:	fb 01       	movw	r30, r22
 91e:	93 83       	std	Z+3, r25	; 0x03
 920:	82 83       	std	Z+2, r24	; 0x02
 922:	04 c0       	rjmp	.+8      	; 0x92c <malloc+0x96>
 924:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__flp+0x1>
 928:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__flp>
 92c:	fe 01       	movw	r30, r28
 92e:	32 96       	adiw	r30, 0x02	; 2
 930:	44 c0       	rjmp	.+136    	; 0x9ba <malloc+0x124>
 932:	fe 01       	movw	r30, r28
 934:	e2 0f       	add	r30, r18
 936:	f3 1f       	adc	r31, r19
 938:	81 93       	st	Z+, r24
 93a:	91 93       	st	Z+, r25
 93c:	22 50       	subi	r18, 0x02	; 2
 93e:	31 09       	sbc	r19, r1
 940:	39 83       	std	Y+1, r19	; 0x01
 942:	28 83       	st	Y, r18
 944:	3a c0       	rjmp	.+116    	; 0x9ba <malloc+0x124>
 946:	20 91 a2 00 	lds	r18, 0x00A2	; 0x8000a2 <__brkval>
 94a:	30 91 a3 00 	lds	r19, 0x00A3	; 0x8000a3 <__brkval+0x1>
 94e:	23 2b       	or	r18, r19
 950:	41 f4       	brne	.+16     	; 0x962 <malloc+0xcc>
 952:	20 91 62 00 	lds	r18, 0x0062	; 0x800062 <__malloc_heap_start>
 956:	30 91 63 00 	lds	r19, 0x0063	; 0x800063 <__malloc_heap_start+0x1>
 95a:	30 93 a3 00 	sts	0x00A3, r19	; 0x8000a3 <__brkval+0x1>
 95e:	20 93 a2 00 	sts	0x00A2, r18	; 0x8000a2 <__brkval>
 962:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
 966:	30 91 61 00 	lds	r19, 0x0061	; 0x800061 <__data_start+0x1>
 96a:	21 15       	cp	r18, r1
 96c:	31 05       	cpc	r19, r1
 96e:	41 f4       	brne	.+16     	; 0x980 <malloc+0xea>
 970:	2d b7       	in	r18, 0x3d	; 61
 972:	3e b7       	in	r19, 0x3e	; 62
 974:	40 91 64 00 	lds	r20, 0x0064	; 0x800064 <__malloc_margin>
 978:	50 91 65 00 	lds	r21, 0x0065	; 0x800065 <__malloc_margin+0x1>
 97c:	24 1b       	sub	r18, r20
 97e:	35 0b       	sbc	r19, r21
 980:	e0 91 a2 00 	lds	r30, 0x00A2	; 0x8000a2 <__brkval>
 984:	f0 91 a3 00 	lds	r31, 0x00A3	; 0x8000a3 <__brkval+0x1>
 988:	e2 17       	cp	r30, r18
 98a:	f3 07       	cpc	r31, r19
 98c:	a0 f4       	brcc	.+40     	; 0x9b6 <malloc+0x120>
 98e:	2e 1b       	sub	r18, r30
 990:	3f 0b       	sbc	r19, r31
 992:	28 17       	cp	r18, r24
 994:	39 07       	cpc	r19, r25
 996:	78 f0       	brcs	.+30     	; 0x9b6 <malloc+0x120>
 998:	ac 01       	movw	r20, r24
 99a:	4e 5f       	subi	r20, 0xFE	; 254
 99c:	5f 4f       	sbci	r21, 0xFF	; 255
 99e:	24 17       	cp	r18, r20
 9a0:	35 07       	cpc	r19, r21
 9a2:	48 f0       	brcs	.+18     	; 0x9b6 <malloc+0x120>
 9a4:	4e 0f       	add	r20, r30
 9a6:	5f 1f       	adc	r21, r31
 9a8:	50 93 a3 00 	sts	0x00A3, r21	; 0x8000a3 <__brkval+0x1>
 9ac:	40 93 a2 00 	sts	0x00A2, r20	; 0x8000a2 <__brkval>
 9b0:	81 93       	st	Z+, r24
 9b2:	91 93       	st	Z+, r25
 9b4:	02 c0       	rjmp	.+4      	; 0x9ba <malloc+0x124>
 9b6:	e0 e0       	ldi	r30, 0x00	; 0
 9b8:	f0 e0       	ldi	r31, 0x00	; 0
 9ba:	cf 01       	movw	r24, r30
 9bc:	df 91       	pop	r29
 9be:	cf 91       	pop	r28
 9c0:	1f 91       	pop	r17
 9c2:	0f 91       	pop	r16
 9c4:	08 95       	ret

000009c6 <free>:
 9c6:	cf 93       	push	r28
 9c8:	df 93       	push	r29
 9ca:	00 97       	sbiw	r24, 0x00	; 0
 9cc:	09 f4       	brne	.+2      	; 0x9d0 <free+0xa>
 9ce:	81 c0       	rjmp	.+258    	; 0xad2 <free+0x10c>
 9d0:	fc 01       	movw	r30, r24
 9d2:	32 97       	sbiw	r30, 0x02	; 2
 9d4:	13 82       	std	Z+3, r1	; 0x03
 9d6:	12 82       	std	Z+2, r1	; 0x02
 9d8:	a0 91 a4 00 	lds	r26, 0x00A4	; 0x8000a4 <__flp>
 9dc:	b0 91 a5 00 	lds	r27, 0x00A5	; 0x8000a5 <__flp+0x1>
 9e0:	10 97       	sbiw	r26, 0x00	; 0
 9e2:	81 f4       	brne	.+32     	; 0xa04 <free+0x3e>
 9e4:	20 81       	ld	r18, Z
 9e6:	31 81       	ldd	r19, Z+1	; 0x01
 9e8:	82 0f       	add	r24, r18
 9ea:	93 1f       	adc	r25, r19
 9ec:	20 91 a2 00 	lds	r18, 0x00A2	; 0x8000a2 <__brkval>
 9f0:	30 91 a3 00 	lds	r19, 0x00A3	; 0x8000a3 <__brkval+0x1>
 9f4:	28 17       	cp	r18, r24
 9f6:	39 07       	cpc	r19, r25
 9f8:	51 f5       	brne	.+84     	; 0xa4e <free+0x88>
 9fa:	f0 93 a3 00 	sts	0x00A3, r31	; 0x8000a3 <__brkval+0x1>
 9fe:	e0 93 a2 00 	sts	0x00A2, r30	; 0x8000a2 <__brkval>
 a02:	67 c0       	rjmp	.+206    	; 0xad2 <free+0x10c>
 a04:	ed 01       	movw	r28, r26
 a06:	20 e0       	ldi	r18, 0x00	; 0
 a08:	30 e0       	ldi	r19, 0x00	; 0
 a0a:	ce 17       	cp	r28, r30
 a0c:	df 07       	cpc	r29, r31
 a0e:	40 f4       	brcc	.+16     	; 0xa20 <free+0x5a>
 a10:	4a 81       	ldd	r20, Y+2	; 0x02
 a12:	5b 81       	ldd	r21, Y+3	; 0x03
 a14:	9e 01       	movw	r18, r28
 a16:	41 15       	cp	r20, r1
 a18:	51 05       	cpc	r21, r1
 a1a:	f1 f0       	breq	.+60     	; 0xa58 <free+0x92>
 a1c:	ea 01       	movw	r28, r20
 a1e:	f5 cf       	rjmp	.-22     	; 0xa0a <free+0x44>
 a20:	d3 83       	std	Z+3, r29	; 0x03
 a22:	c2 83       	std	Z+2, r28	; 0x02
 a24:	40 81       	ld	r20, Z
 a26:	51 81       	ldd	r21, Z+1	; 0x01
 a28:	84 0f       	add	r24, r20
 a2a:	95 1f       	adc	r25, r21
 a2c:	c8 17       	cp	r28, r24
 a2e:	d9 07       	cpc	r29, r25
 a30:	59 f4       	brne	.+22     	; 0xa48 <free+0x82>
 a32:	88 81       	ld	r24, Y
 a34:	99 81       	ldd	r25, Y+1	; 0x01
 a36:	84 0f       	add	r24, r20
 a38:	95 1f       	adc	r25, r21
 a3a:	02 96       	adiw	r24, 0x02	; 2
 a3c:	91 83       	std	Z+1, r25	; 0x01
 a3e:	80 83       	st	Z, r24
 a40:	8a 81       	ldd	r24, Y+2	; 0x02
 a42:	9b 81       	ldd	r25, Y+3	; 0x03
 a44:	93 83       	std	Z+3, r25	; 0x03
 a46:	82 83       	std	Z+2, r24	; 0x02
 a48:	21 15       	cp	r18, r1
 a4a:	31 05       	cpc	r19, r1
 a4c:	29 f4       	brne	.+10     	; 0xa58 <free+0x92>
 a4e:	f0 93 a5 00 	sts	0x00A5, r31	; 0x8000a5 <__flp+0x1>
 a52:	e0 93 a4 00 	sts	0x00A4, r30	; 0x8000a4 <__flp>
 a56:	3d c0       	rjmp	.+122    	; 0xad2 <free+0x10c>
 a58:	e9 01       	movw	r28, r18
 a5a:	fb 83       	std	Y+3, r31	; 0x03
 a5c:	ea 83       	std	Y+2, r30	; 0x02
 a5e:	49 91       	ld	r20, Y+
 a60:	59 91       	ld	r21, Y+
 a62:	c4 0f       	add	r28, r20
 a64:	d5 1f       	adc	r29, r21
 a66:	ec 17       	cp	r30, r28
 a68:	fd 07       	cpc	r31, r29
 a6a:	61 f4       	brne	.+24     	; 0xa84 <free+0xbe>
 a6c:	80 81       	ld	r24, Z
 a6e:	91 81       	ldd	r25, Z+1	; 0x01
 a70:	84 0f       	add	r24, r20
 a72:	95 1f       	adc	r25, r21
 a74:	02 96       	adiw	r24, 0x02	; 2
 a76:	e9 01       	movw	r28, r18
 a78:	99 83       	std	Y+1, r25	; 0x01
 a7a:	88 83       	st	Y, r24
 a7c:	82 81       	ldd	r24, Z+2	; 0x02
 a7e:	93 81       	ldd	r25, Z+3	; 0x03
 a80:	9b 83       	std	Y+3, r25	; 0x03
 a82:	8a 83       	std	Y+2, r24	; 0x02
 a84:	e0 e0       	ldi	r30, 0x00	; 0
 a86:	f0 e0       	ldi	r31, 0x00	; 0
 a88:	12 96       	adiw	r26, 0x02	; 2
 a8a:	8d 91       	ld	r24, X+
 a8c:	9c 91       	ld	r25, X
 a8e:	13 97       	sbiw	r26, 0x03	; 3
 a90:	00 97       	sbiw	r24, 0x00	; 0
 a92:	19 f0       	breq	.+6      	; 0xa9a <free+0xd4>
 a94:	fd 01       	movw	r30, r26
 a96:	dc 01       	movw	r26, r24
 a98:	f7 cf       	rjmp	.-18     	; 0xa88 <free+0xc2>
 a9a:	8d 91       	ld	r24, X+
 a9c:	9c 91       	ld	r25, X
 a9e:	11 97       	sbiw	r26, 0x01	; 1
 aa0:	9d 01       	movw	r18, r26
 aa2:	2e 5f       	subi	r18, 0xFE	; 254
 aa4:	3f 4f       	sbci	r19, 0xFF	; 255
 aa6:	82 0f       	add	r24, r18
 aa8:	93 1f       	adc	r25, r19
 aaa:	20 91 a2 00 	lds	r18, 0x00A2	; 0x8000a2 <__brkval>
 aae:	30 91 a3 00 	lds	r19, 0x00A3	; 0x8000a3 <__brkval+0x1>
 ab2:	28 17       	cp	r18, r24
 ab4:	39 07       	cpc	r19, r25
 ab6:	69 f4       	brne	.+26     	; 0xad2 <free+0x10c>
 ab8:	30 97       	sbiw	r30, 0x00	; 0
 aba:	29 f4       	brne	.+10     	; 0xac6 <free+0x100>
 abc:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__flp+0x1>
 ac0:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__flp>
 ac4:	02 c0       	rjmp	.+4      	; 0xaca <free+0x104>
 ac6:	13 82       	std	Z+3, r1	; 0x03
 ac8:	12 82       	std	Z+2, r1	; 0x02
 aca:	b0 93 a3 00 	sts	0x00A3, r27	; 0x8000a3 <__brkval+0x1>
 ace:	a0 93 a2 00 	sts	0x00A2, r26	; 0x8000a2 <__brkval>
 ad2:	df 91       	pop	r29
 ad4:	cf 91       	pop	r28
 ad6:	08 95       	ret

00000ad8 <__prologue_saves__>:
 ad8:	2f 92       	push	r2
 ada:	3f 92       	push	r3
 adc:	4f 92       	push	r4
 ade:	5f 92       	push	r5
 ae0:	6f 92       	push	r6
 ae2:	7f 92       	push	r7
 ae4:	8f 92       	push	r8
 ae6:	9f 92       	push	r9
 ae8:	af 92       	push	r10
 aea:	bf 92       	push	r11
 aec:	cf 92       	push	r12
 aee:	df 92       	push	r13
 af0:	ef 92       	push	r14
 af2:	ff 92       	push	r15
 af4:	0f 93       	push	r16
 af6:	1f 93       	push	r17
 af8:	cf 93       	push	r28
 afa:	df 93       	push	r29
 afc:	cd b7       	in	r28, 0x3d	; 61
 afe:	de b7       	in	r29, 0x3e	; 62
 b00:	ca 1b       	sub	r28, r26
 b02:	db 0b       	sbc	r29, r27
 b04:	0f b6       	in	r0, 0x3f	; 63
 b06:	f8 94       	cli
 b08:	de bf       	out	0x3e, r29	; 62
 b0a:	0f be       	out	0x3f, r0	; 63
 b0c:	cd bf       	out	0x3d, r28	; 61
 b0e:	09 94       	ijmp

00000b10 <__epilogue_restores__>:
 b10:	2a 88       	ldd	r2, Y+18	; 0x12
 b12:	39 88       	ldd	r3, Y+17	; 0x11
 b14:	48 88       	ldd	r4, Y+16	; 0x10
 b16:	5f 84       	ldd	r5, Y+15	; 0x0f
 b18:	6e 84       	ldd	r6, Y+14	; 0x0e
 b1a:	7d 84       	ldd	r7, Y+13	; 0x0d
 b1c:	8c 84       	ldd	r8, Y+12	; 0x0c
 b1e:	9b 84       	ldd	r9, Y+11	; 0x0b
 b20:	aa 84       	ldd	r10, Y+10	; 0x0a
 b22:	b9 84       	ldd	r11, Y+9	; 0x09
 b24:	c8 84       	ldd	r12, Y+8	; 0x08
 b26:	df 80       	ldd	r13, Y+7	; 0x07
 b28:	ee 80       	ldd	r14, Y+6	; 0x06
 b2a:	fd 80       	ldd	r15, Y+5	; 0x05
 b2c:	0c 81       	ldd	r16, Y+4	; 0x04
 b2e:	1b 81       	ldd	r17, Y+3	; 0x03
 b30:	aa 81       	ldd	r26, Y+2	; 0x02
 b32:	b9 81       	ldd	r27, Y+1	; 0x01
 b34:	ce 0f       	add	r28, r30
 b36:	d1 1d       	adc	r29, r1
 b38:	0f b6       	in	r0, 0x3f	; 63
 b3a:	f8 94       	cli
 b3c:	de bf       	out	0x3e, r29	; 62
 b3e:	0f be       	out	0x3f, r0	; 63
 b40:	cd bf       	out	0x3d, r28	; 61
 b42:	ed 01       	movw	r28, r26
 b44:	08 95       	ret

00000b46 <_exit>:
 b46:	f8 94       	cli

00000b48 <__stop_program>:
 b48:	ff cf       	rjmp	.-2      	; 0xb48 <__stop_program>
