{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722077096231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722077096239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 06:44:56 2024 " "Processing started: Sat Jul 27 06:44:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722077096239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077096239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence " "Command: quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077096239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722077096959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722077096960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/tx_specified_len.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/tx_specified_len.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_specified_len " "Found entity 1: tx_specified_len" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107616 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_calc_crc.v(55) " "Verilog HDL information at rx_calc_crc.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722077107621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/rx_calc_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/rx_calc_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_calc_crc " "Found entity 1: rx_calc_crc" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_ft232h_tx_mass " "Found entity 1: fpga_top_ft232h_tx_mass" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_ft232h_rx_crc " "Found entity 1: fpga_top_ft232h_rx_crc" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_ft232h_loopback " "Found entity 1: fpga_top_ft232h_loopback" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/fpga_ft232h_example/clock_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/clock_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_beat " "Found entity 1: clock_beat" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/resetn_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/resetn_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetn_sync " "Found entity 1: resetn_sync" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ftdi_245fifo_top " "Found entity 1: ftdi_245fifo_top" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ftdi_245fifo_fsm " "Found entity 1: ftdi_245fifo_fsm" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo4.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo_delay_submit.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo_delay_submit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_delay_submit " "Found entity 1: fifo_delay_submit" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/fifo_async.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_async " "Found entity 1: fifo_async" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_upsizing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_upsizing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_upsizing " "Found entity 1: axi_stream_upsizing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_upsizing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_upsizing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_resizing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_resizing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_resizing " "Found entity 1: axi_stream_resizing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_packing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_packing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_packing " "Found entity 1: axi_stream_packing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_downsizing.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_downsizing.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_downsizing " "Found entity 1: axi_stream_downsizing" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftdi245fifo/rtl/ftdi_245fifo/axi_stream_assert.v 1 1 " "Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_assert.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_stream_assert " "Found entity 1: axi_stream_assert" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_assert.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_assert.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincidence.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coincidence.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 coincidence " "Found entity 1: coincidence" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file serialprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077107746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077107746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coincidence " "Elaborating entity \"coincidence\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722077108060 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk fpga_top_ft232h_loopback inst " "Port \"clk\" of type fpga_top_ft232h_loopback and instance \"inst\" is missing source signal" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 824 648 848 1000 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1722077108061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top_ft232h_tx_mass fpga_top_ft232h_tx_mass:inst3 " "Elaborating entity \"fpga_top_ft232h_tx_mass\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\"" {  } { { "coincidence.bdf" "inst3" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 600 648 848 776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108063 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1..0\] fpga_top_ft232h_tx_mass.v(13) " "Output port \"LED\[1..0\]\" at fpga_top_ft232h_tx_mass.v(13) has no driver" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1722077108065 "|coincidence|fpga_top_ft232h_tx_mass:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftdi_245fifo_top fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top " "Elaborating entity \"ftdi_245fifo_top\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_ftdi_245fifo_top" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetn_sync fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb " "Elaborating entity \"resetn_sync\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_resetn_sync_usb" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_1 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_1\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo2_1" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_packing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing " "Elaborating entity \"axi_stream_packing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_packing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_resizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_upsizing " "Elaborating entity \"axi_stream_resizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_upsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_upsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_async fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async " "Elaborating entity \"fifo_async\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo_async" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_2 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_2\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo2_2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_resizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing " "Elaborating entity \"axi_stream_resizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_downsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_downsizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing\|axi_stream_downsizing:u_axi_stream_downsizing " "Elaborating entity \"axi_stream_downsizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_tx_downsizing\|axi_stream_downsizing:u_axi_stream_downsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" "u_axi_stream_downsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_delay_submit fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit " "Elaborating entity \"fifo_delay_submit\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo_delay_submit" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_3 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_tx_fifo2_3\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo2_3" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftdi_245fifo_fsm fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm " "Elaborating entity \"ftdi_245fifo_fsm\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_ftdi_245fifo_fsm" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo4:u_rx_fifo4 " "Elaborating entity \"fifo4\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo4:u_rx_fifo4\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_fifo4" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_packing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_rx_packing " "Elaborating entity \"axi_stream_packing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_rx_packing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_packing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_resizing fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_rx_upsizing " "Elaborating entity \"axi_stream_resizing\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_resizing:u_rx_upsizing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_upsizing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_async fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async " "Elaborating entity \"fifo_async\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_fifo_async" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_rx_fifo2 " "Elaborating entity \"fifo2\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo2:u_rx_fifo2\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_rx_fifo2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_specified_len fpga_top_ft232h_tx_mass:inst3\|tx_specified_len:u_tx_specified_len " "Elaborating entity \"tx_specified_len\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|tx_specified_len:u_tx_specified_len\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_tx_specified_len" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108160 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_specified_len.v(43) " "Verilog HDL Case Statement information at tx_specified_len.v(43): all case item expressions in this case statement are onehot" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722077108162 "|coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_beat fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_ftdi_clk_beat " "Elaborating entity \"clock_beat\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_ftdi_clk_beat\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_ftdi_clk_beat" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_beat fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_clk_beat " "Elaborating entity \"clock_beat\" for hierarchy \"fpga_top_ft232h_tx_mass:inst3\|clock_beat:u_clk_beat\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" "u_clk_beat" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst2pll " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst2pll\"" {  } { { "coincidence.bdf" "inst2pll" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll2:inst2pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\"" {  } { { "pll2.v" "altpll_component" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst2pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll2:inst2pll\|altpll:altpll_component\"" {  } { { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst2pll\|altpll:altpll_component " "Instantiated megafunction \"pll2:inst2pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 20000 " "Parameter \"inclk1_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_USED " "Parameter \"port_activeclock\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type MANUAL " "Parameter \"switch_over_type\" = \"MANUAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 1 " "Parameter \"vco_phase_shift_step\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077108408 ""}  } { { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077108408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_altpll_dyn_phase_le " "Found entity 1: pll2_altpll_dyn_phase_le" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll2_altpll_dyn_phase_le1 " "Found entity 2: pll2_altpll_dyn_phase_le1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll2_altpll_dyn_phase_le12 " "Found entity 3: pll2_altpll_dyn_phase_le12" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll2_cmpr " "Found entity 4: pll2_cmpr" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll2_cntr " "Found entity 5: pll2_cntr" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll2_cmpr1 " "Found entity 6: pll2_cmpr1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll2_cntr1 " "Found entity 7: pll2_cntr1" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll2_altpll " "Found entity 8: pll2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077108512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077108512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated " "Elaborating entity \"pll2_altpll\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll2_altpll_dyn_phase_le\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll2_altpll_dyn_phase_le1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le4" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_altpll_dyn_phase_le12 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll2_altpll_dyn_phase_le12\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll2_altpll.v" "altpll_dyn_phase_le5" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cntr pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter " "Elaborating entity \"pll2_cntr\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\"" {  } { { "db/pll2_altpll.v" "phasestep_counter" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cmpr pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\|pll2_cmpr:cmpr12 " "Elaborating entity \"pll2_cmpr\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr:phasestep_counter\|pll2_cmpr:cmpr12\"" {  } { { "db/pll2_altpll.v" "cmpr12" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cntr1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep " "Elaborating entity \"pll2_cntr1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\"" {  } { { "db/pll2_altpll.v" "pll_internal_phasestep" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_cmpr1 pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\|pll2_cmpr1:cmpr14 " "Elaborating entity \"pll2_cmpr1\" for hierarchy \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_cntr1:pll_internal_phasestep\|pll2_cmpr1:cmpr14\"" {  } { { "db/pll2_altpll.v" "cmpr14" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:instpro " "Elaborating entity \"processor\" for hierarchy \"processor:instpro\"" {  } { { "coincidence.bdf" "instpro" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 648 -440 -232 792 "instpro" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(31) " "Verilog HDL assignment warning at serialprocessor.v(31): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722077108587 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(58) " "Verilog HDL assignment warning at serialprocessor.v(58): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722077108587 "|coincidence|processor:instpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serialprocessor.v(62) " "Verilog HDL assignment warning at serialprocessor.v(62): truncated value with size 32 to match size of target (8)" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722077108587 "|coincidence|processor:instpro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top_ft232h_loopback fpga_top_ft232h_loopback:inst " "Elaborating entity \"fpga_top_ft232h_loopback\" for hierarchy \"fpga_top_ft232h_loopback:inst\"" {  } { { "coincidence.bdf" "inst" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 824 648 848 1000 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108589 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1..0\] fpga_top_ft232h_loopback.v(13) " "Output port \"LED\[1..0\]\" at fpga_top_ft232h_loopback.v(13) has no driver" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1722077108591 "|coincidence|fpga_top_ft232h_loopback:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftdi_245fifo_top fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top " "Elaborating entity \"ftdi_245fifo_top\" for hierarchy \"fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\"" {  } { { "ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" "u_ftdi_245fifo_top" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_stream_packing fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing " "Elaborating entity \"axi_stream_packing\" for hierarchy \"fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|axi_stream_packing:u_tx_packing\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_packing" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_async fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async " "Elaborating entity \"fifo_async\" for hierarchy \"fpga_top_ft232h_loopback:inst\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\"" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" "u_tx_fifo_async" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077108609 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0 " "Inferred dual-clock RAM node \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1722077109347 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0 " "Inferred dual-clock RAM node \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1722077109347 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1722077109819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1722077109819 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1722077109819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077109997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_delay_submit:u_tx_fifo_delay_submit\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077109997 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077109997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2h1 " "Found entity 1: altsyncram_i2h1" {  } { { "db/altsyncram_i2h1.tdf" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_i2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077110076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077110076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077110106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_rx_fifo_async\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110106 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077110106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0d1 " "Found entity 1: altsyncram_g0d1" {  } { { "db/altsyncram_g0d1.tdf" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_g0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077110171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077110171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077110191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|fifo_async:u_tx_fifo_async\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1722077110191 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1722077110191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_o8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722077110264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077110264 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v" 97 -1 0 } } { "ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo2.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722077110604 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722077110604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0 GND " "Pin \"led0\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 496 984 1160 512 "led0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077111169 "|coincidence|led0"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 512 984 1160 528 "led1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077111169 "|coincidence|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ftdi_resetn VCC " "Pin \"ftdi_resetn\" is stuck at VCC" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 640 952 1128 656 "ftdi_resetn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077111169 "|coincidence|ftdi_resetn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ftdi_pwrsav VCC " "Pin \"ftdi_pwrsav\" is stuck at VCC" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 656 952 1128 672 "ftdi_pwrsav" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077111169 "|coincidence|ftdi_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ftdi_siwu GND " "Pin \"ftdi_siwu\" is stuck at GND" {  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 672 952 1128 688 "ftdi_siwu" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722077111169 "|coincidence|ftdi_siwu"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722077111169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722077111312 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722077112340 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll2_altpll.v" "le_comb8" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077112397 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll2_altpll.v" "le_comb9" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077112397 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll2_altpll.v" "le_comb10" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077112397 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_0" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 559 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077112397 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_1" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077112397 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll2_altpll.v" "remap_decoy_le3a_2" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 567 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1722077112397 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1722077112397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.map.smsg " "Generated suppressed messages file C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077112481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 6 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722077112794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722077112794 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1722077112998 ""}
{ "Warning" "WCUT_PLL_MANUAL_SWITCHOVER_CLKSWITCH_NOT_USED" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 switch_over_type Manual CLKSWITCH " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" has parameter switch_over_type set to Manual, but CLKSWITCH port is disconnected or stuck at VCC/GND" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "CLKSWITCH pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by GND " "Input port CLKSWITCH of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by GND" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077112998 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[0\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077112998 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[1\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[1\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077112998 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15903 "PLL \"%1!s!\" has parameter %2!s! set to %3!s!, but %4!s! port is disconnected or stuck at VCC/GND" 0 0 "Analysis & Synthesis" 0 -1 1722077112998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1251 " "Implemented 1251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722077113088 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722077113088 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1722077113088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1175 " "Implemented 1175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722077113088 ""} { "Info" "ICUT_CUT_TM_RAMS" "53 " "Implemented 53 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1722077113088 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1722077113088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722077113088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722077113116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 06:45:13 2024 " "Processing ended: Sat Jul 27 06:45:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722077113116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722077113116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722077113116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722077113116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1722077115121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722077115130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 06:45:14 2024 " "Processing started: Sat Jul 27 06:45:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722077115130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1722077115130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off coincidence -c coincidence " "Command: quartus_fit --read_settings_files=off --write_settings_files=off coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1722077115130 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1722077116689 ""}
{ "Info" "0" "" "Project  = coincidence" {  } {  } 0 0 "Project  = coincidence" 0 0 "Fitter" 0 0 1722077116689 ""}
{ "Info" "0" "" "Revision = coincidence" {  } {  } 0 0 "Revision = coincidence" 0 0 "Fitter" 0 0 1722077116689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1722077116817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1722077116818 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coincidence EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"coincidence\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722077116841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722077116898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722077116898 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF" "1 ps vco_phase_shift_step 96 ps " "Can't achieve requested value 1 ps of parameter vco_phase_shift_step -- achieved value of 96 ps" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15520 "Can't achieve requested value %1!s! of parameter %2!s! -- achieved value of %3!s!" 0 0 "Design Software" 0 -1 1722077117071 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1722077117071 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1722077117071 ""}
{ "Warning" "WCUT_PLL_MANUAL_SWITCHOVER_CLKSWITCH_NOT_USED" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 switch_over_type Manual CLKSWITCH " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" has parameter switch_over_type set to Manual, but CLKSWITCH port is disconnected or stuck at VCC/GND" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "CLKSWITCH pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by GND " "Input port CLKSWITCH of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by GND" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077117288 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[0\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077117288 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[1\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[1\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722077117288 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15903 "PLL \"%1!s!\" has parameter %2!s! set to %3!s!, but %4!s! port is disconnected or stuck at VCC/GND" 0 0 "Fitter" 0 -1 1722077117288 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722077117296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1722077117309 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722077117716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722077117716 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722077117716 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722077117716 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722077117721 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722077117721 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722077117721 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722077117721 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1722077117722 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1722077117746 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll2_altpll " "Entity pll2_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722077118294 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722077118294 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1722077118294 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1722077118294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *phasedone_state* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *phasedone_state* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1722077118300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722077118301 ""}  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1722077118301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *internal_phasestep* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *internal_phasestep* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1722077118302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722077118302 ""}  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1722077118302 ""}
{ "Info" "ISTA_SDC_FOUND" "coincidence.sdc " "Reading SDC File: 'coincidence.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1722077118303 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1722077118321 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1722077118321 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077118321 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ftdi_clk (Rise) ftdi_clk (Rise) setup and hold " "From ftdi_clk (Rise) to ftdi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077118321 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1722077118321 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1722077118322 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722077118322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722077118322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722077118322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.667     ftdi_clk " "  16.667     ftdi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722077118322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1722077118322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722077118459 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 610 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722077118459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb\|rstn_shift\[0\]  " "Automatically promoted node fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb\|rstn_shift\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722077118459 ""}  } { { "ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722077118459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_tx\|rstn_shift\[0\]  " "Automatically promoted node fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_tx\|rstn_shift\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722077118459 ""}  } { { "ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722077118459 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722077118787 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722077118789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722077118789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722077118791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722077118794 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1722077118797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1722077118797 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722077118799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722077118889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1722077118891 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722077118891 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722077118948 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1722077118957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722077119526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722077119825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722077119844 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722077120467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722077120467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722077120865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1722077122079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722077122079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1722077122211 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1722077122211 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722077122211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722077122217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1722077122379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722077122396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722077122663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722077122664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722077123003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722077123570 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data0 3.3-V LVTTL P1 " "Pin ftdi_data0 uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data0 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data0" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 336 984 1160 352 "ftdi_data0" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data1 3.3-V LVTTL P2 " "Pin ftdi_data1 uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data1 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data1" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 352 984 1160 368 "ftdi_data1" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data2 3.3-V LVTTL N1 " "Pin ftdi_data2 uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data2 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data2" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 368 984 1160 384 "ftdi_data2" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data3 3.3-V LVTTL N2 " "Pin ftdi_data3 uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data3 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data3" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 384 984 1160 400 "ftdi_data3" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data4 3.3-V LVTTL L1 " "Pin ftdi_data4 uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data4 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data4" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 400 984 1160 416 "ftdi_data4" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data5 3.3-V LVTTL L2 " "Pin ftdi_data5 uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data5 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data5" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 416 984 1160 432 "ftdi_data5" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data6 3.3-V LVTTL K1 " "Pin ftdi_data6 uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data6 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data6" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 432 984 1160 448 "ftdi_data6" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data7 3.3-V LVTTL K2 " "Pin ftdi_data7 uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data7 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data7" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 448 984 1160 464 "ftdi_data7" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_clk 3.3-V LVTTL J16 " "Pin ftdi_clk uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_clk } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_clk" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 640 464 640 656 "ftdi_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_rxf_n 3.3-V LVTTL L15 " "Pin ftdi_rxf_n uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_rxf_n } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_rxf_n" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 656 464 640 672 "ftdi_rxf_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_txe_n 3.3-V LVTTL L16 " "Pin ftdi_txe_n uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_txe_n } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_txe_n" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 672 464 640 688 "ftdi_txe_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL E16 " "Pin clk50 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722077123842 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1722077123842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.fit.smsg " "Generated suppressed messages file C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722077123936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5513 " "Peak virtual memory: 5513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722077124576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 06:45:24 2024 " "Processing ended: Sat Jul 27 06:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722077124576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722077124576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722077124576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722077124576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1722077125951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722077125960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 06:45:25 2024 " "Processing started: Sat Jul 27 06:45:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722077125960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1722077125960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off coincidence -c coincidence " "Command: quartus_asm --read_settings_files=off --write_settings_files=off coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1722077125960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1722077126480 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1722077126840 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1722077126860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722077127075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 06:45:27 2024 " "Processing ended: Sat Jul 27 06:45:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722077127075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722077127075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722077127075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1722077127075 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1722077127698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1722077128672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722077128680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 06:45:27 2024 " "Processing started: Sat Jul 27 06:45:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722077128680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1722077128680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta coincidence -c coincidence " "Command: quartus_sta coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1722077128680 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1722077128917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1722077129325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1722077129325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129379 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll2_altpll " "Entity pll2_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722077129618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722077129618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1722077129618 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1722077129618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *phasedone_state* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *phasedone_state* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1722077129623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722077129624 ""}  } { { "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1722077129624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *internal_phasestep* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *internal_phasestep* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1722077129625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722077129625 ""}  } { { "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1722077129625 ""}
{ "Info" "ISTA_SDC_FOUND" "coincidence.sdc " "Reading SDC File: 'coincidence.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722077129625 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1722077129638 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722077129638 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077129639 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ftdi_clk (Rise) ftdi_clk (Rise) setup and hold " "From ftdi_clk (Rise) to ftdi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077129639 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1722077129639 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1722077129639 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1722077129654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.926 " "Worst-case setup slack is 6.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.926               0.000 ftdi_clk  " "    6.926               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.706               0.000 clk50  " "    8.706               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk50  " "    0.452               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 ftdi_clk  " "    0.485               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.032 " "Worst-case recovery slack is 13.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.032               0.000 ftdi_clk  " "   13.032               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.952               0.000 clk50  " "   15.952               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.393 " "Worst-case removal slack is 2.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.393               0.000 ftdi_clk  " "    2.393               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.698               0.000 clk50  " "    2.698               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.974 " "Worst-case minimum pulse width slack is 7.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.974               0.000 ftdi_clk  " "    7.974               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clk50  " "    9.336               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077129776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077129776 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1722077129909 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 40 synchronizer chains. " "Report Metastability: Found 40 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077129929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 40 " "Number of Synchronizer Chains Found: 40" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077129929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077129929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077129929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.035 ns " "Worst Case Available Settling Time: 24.035 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077129929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077129929 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722077129929 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722077129935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1722077129965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1722077130332 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1722077130489 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722077130489 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077130489 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ftdi_clk (Rise) ftdi_clk (Rise) setup and hold " "From ftdi_clk (Rise) to ftdi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077130489 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1722077130489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.368 " "Worst-case setup slack is 7.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.368               0.000 ftdi_clk  " "    7.368               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.355               0.000 clk50  " "    9.355               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk50  " "    0.401               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 ftdi_clk  " "    0.430               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.328 " "Worst-case recovery slack is 13.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.328               0.000 ftdi_clk  " "   13.328               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.277               0.000 clk50  " "   16.277               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.118 " "Worst-case removal slack is 2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.118               0.000 ftdi_clk  " "    2.118               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.423               0.000 clk50  " "    2.423               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.846 " "Worst-case minimum pulse width slack is 7.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.846               0.000 ftdi_clk  " "    7.846               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.363               0.000 clk50  " "    9.363               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130585 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1722077130732 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 40 synchronizer chains. " "Report Metastability: Found 40 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077130754 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 40 " "Number of Synchronizer Chains Found: 40" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077130754 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077130754 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077130754 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.512 ns " "Worst Case Available Settling Time: 24.512 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077130754 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077130754 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722077130754 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722077130763 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1722077130919 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722077130919 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077130919 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ftdi_clk (Rise) ftdi_clk (Rise) setup and hold " "From ftdi_clk (Rise) to ftdi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722077130919 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1722077130919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.359 " "Worst-case setup slack is 12.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.359               0.000 ftdi_clk  " "   12.359               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.035               0.000 clk50  " "   15.035               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 ftdi_clk  " "    0.150               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk50  " "    0.165               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.996 " "Worst-case recovery slack is 14.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.996               0.000 ftdi_clk  " "   14.996               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.142               0.000 clk50  " "   18.142               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.072 " "Worst-case removal slack is 1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 ftdi_clk  " "    1.072               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.194               0.000 clk50  " "    1.194               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.502 " "Worst-case minimum pulse width slack is 7.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.502               0.000 ftdi_clk  " "    7.502               0.000 ftdi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.039               0.000 clk50  " "    9.039               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722077130988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722077130988 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1722077131144 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 40 synchronizer chains. " "Report Metastability: Found 40 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077131157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 40 " "Number of Synchronizer Chains Found: 40" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077131157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077131157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077131157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.254 ns " "Worst Case Available Settling Time: 29.254 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077131157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1722077131157 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1722077131157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722077131648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722077131648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722077131753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 06:45:31 2024 " "Processing ended: Sat Jul 27 06:45:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722077131753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722077131753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722077131753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1722077131753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1722077132536 ""}
