$date
	Thu Oct 29 16:48:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q1 $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ enabled $end
$scope module eins $end
$var wire 1 # d $end
$var wire 1 $ ena $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
z!
$end
#1
0"
#2
1"
1#
#3
0"
#4
0!
1"
0#
1$
#5
0"
#6
1!
1"
1#
#7
0"
#8
z!
1"
0$
#9
0"
#10
1"
#11
0"
#12
1"
#13
0"
#14
1"
#15
0"
#16
1"
#17
0"
#18
1"
#19
0"
#20
1"
#21
0"
#22
1"
#23
0"
#24
1"
#25
0"
