$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 4 % a [3:0] $end
  $var wire 2 & sel [1:0] $end
  $var wire 1 ' b $end
  $scope module top $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 4 % a [3:0] $end
   $var wire 2 & sel [1:0] $end
   $var wire 1 ' b $end
   $var wire 1 ( aux $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
1$
b0000 %
b00 &
0'
0(
#2
0#
b1000 %
b00 &
1(
#3
1#
#4
0#
b01 &
0(
#5
1#
#6
0#
b10 &
#7
1#
#8
0#
b11 &
1(
#9
1#
#10
0#
0$
b1001 %
b00 &
#11
1#
1'
#12
0#
b01 &
0(
#13
1#
0'
#14
0#
b10 &
#15
1#
#16
0#
b11 &
1(
#17
1#
1'
#18
0#
b1010 %
b00 &
#19
1#
#20
0#
b01 &
#21
1#
#22
0#
b10 &
0(
#23
1#
0'
#24
0#
b11 &
1(
#25
1#
1'
#26
0#
b1011 %
b00 &
#27
1#
#28
0#
b01 &
#29
1#
#30
0#
b10 &
0(
#31
1#
0'
#32
0#
b11 &
1(
#33
1#
1'
#34
0#
b1100 %
b00 &
#35
1#
#36
0#
b01 &
0(
#37
1#
0'
#38
0#
b10 &
1(
#39
1#
1'
#40
0#
b11 &
#41
1#
#42
0#
b1101 %
b00 &
#43
1#
#44
0#
b01 &
0(
#45
1#
0'
#46
0#
b10 &
1(
#47
1#
1'
#48
0#
b11 &
#49
1#
#50
0#
b1110 %
b00 &
