#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 17 22:52:39 2025
# Process ID: 23028
# Current directory: C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.runs/synth_1
# Command line: vivado.exe -log fpga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl
# Log file: C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.runs/synth_1/fpga_top.vds
# Journal file: C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.runs/synth_1\vivado.jou
# Running On: Tims-Laptop, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 4, Host memory: 16913 MB
#-----------------------------------------------------------
source fpga_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 382.512 ; gain = 63.484
Command: synth_design -top fpga_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32676
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.969 ; gain = 407.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/fpga_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.runs/synth_1/.Xil/Vivado-23028-Tims-Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.runs/synth_1/.Xil/Vivado-23028-Tims-Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sd_file_reader' [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:12]
	Parameter FILE_NAME_LEN bound to: 11 - type: integer 
	Parameter FILE_NAME bound to: example.txt - type: string 
	Parameter CLK_DIV bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:306]
INFO: [Synth 8-6157] synthesizing module 'sd_reader' [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_reader.v:10]
	Parameter CLK_DIV bound to: 3'b010 
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sdcmd_ctrl' [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sdcmd_ctrl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sdcmd_ctrl' (0#1) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sdcmd_ctrl.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_reader.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_reader.v:227]
INFO: [Synth 8-6155] done synthesizing module 'sd_reader' (0#1) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_reader.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:429]
INFO: [Synth 8-6155] done synthesizing module 'sd_file_reader' (0#1) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:10]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter PARITY bound to: NONE - type: string 
	Parameter STOP_BITS bound to: 4 - type: integer 
	Parameter BYTE_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_EA bound to: 14 - type: integer 
	Parameter EXTRA_BYTE_AFTER_TRANSFER bound to: (null) - type: string 
	Parameter EXTRA_BYTE_AFTER_PACKET bound to: (null) - type: string 
INFO: [Synth 8-251] uart_tx :           parity = NONE [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:286]
INFO: [Synth 8-251] uart_tx :     clock period = 20.0000000f ns   (5000000010d Hz) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:287]
INFO: [Synth 8-251] uart_tx : baud rate period = 8680.5555560f ns   (11520010d Hz) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:288]
INFO: [Synth 8-251] uart_tx :      baud cycles = 43410d [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:289]
INFO: [Synth 8-251] uart_tx : baud cycles frac = 010d [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:290]
INFO: [Synth 8-251] uart_tx :             __      ____ ____ ____ ____ ____ ____ ____ _______  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:299]
INFO: [Synth 8-251] uart_tx :        wave   \____/____X____X____X____X____X____X____X____/    [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:300]
INFO: [Synth 8-251] uart_tx :        bits   | S  | B0 | B1 | B2 | B3 | B4 | B5 | B6 | B7 |    [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:301]
INFO: [Synth 8-251] uart_tx : time_points  t0   t1   t2   t3   t4   t5   t6   t7   t8   t9    [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:302]
INFO: [Synth 8-251] uart_tx : [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:303]
INFO: [Synth 8-251] uart_tx : t12d- t0 = 8680.5555560f ns (ideal)  8680.0000000f ns (actual).   error=0.5555560f ns   relative_error=0.0064003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t22d- t0 = 17361.1111110f ns (ideal)  17360.0000000f ns (actual).   error=1.1111110f ns   relative_error=0.0128003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t32d- t0 = 26041.6666670f ns (ideal)  26040.0000000f ns (actual).   error=1.6666670f ns   relative_error=0.0192003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t42d- t0 = 34722.2222220f ns (ideal)  34720.0000000f ns (actual).   error=2.2222220f ns   relative_error=0.0256003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t52d- t0 = 43402.7777780f ns (ideal)  43400.0000000f ns (actual).   error=2.7777780f ns   relative_error=0.0320003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t62d- t0 = 52083.3333330f ns (ideal)  52080.0000000f ns (actual).   error=3.3333330f ns   relative_error=0.0384003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t72d- t0 = 60763.8888890f ns (ideal)  60760.0000000f ns (actual).   error=3.8888890f ns   relative_error=0.0448003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t82d- t0 = 69444.4444440f ns (ideal)  69440.0000000f ns (actual).   error=4.4444440f ns   relative_error=0.0512003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-251] uart_tx : t92d- t0 = 78125.0000000f ns (ideal)  78120.0000000f ns (actual).   error=5.0000000f ns   relative_error=0.0576003f%% [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:326]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/RTL/fpga_top.v:11]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[1] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[2] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[3] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[4] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[5] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[6] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[7] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[8] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[9] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[10] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[19] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[20] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[21] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[24] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[25] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[26] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[27] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[28] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[29] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[30] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[31] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[32] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[33] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[34] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[35] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[40] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[41] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[42] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[43] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[48] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[49] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[50] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[51] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[52] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[53] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[54] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[55] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[56] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[57] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[58] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[59] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[60] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[61] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[62] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[63] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[64] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[65] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[66] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[67] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[68] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[69] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[70] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[71] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[72] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[73] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[74] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[75] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[76] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[77] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[78] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[79] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[80] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[81] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[82] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[83] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[84] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[85] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[87] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[88] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[89] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[90] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[91] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[92] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[93] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[94] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[95] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[96] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[97] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[98] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[99] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[100] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[101] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[102] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[103] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[104] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[105] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[106] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[107] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[108] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[109] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[110] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[111] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[112] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[113] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[114] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[115] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[116] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[117] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[118] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[119] was removed.  [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/imports/RTL/sd_file_reader.v:138]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design fpga_top has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat3 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[9] driven by constant 0
WARNING: [Synth 8-7129] Port i_tlast in module uart_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.184 ; gain = 537.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.184 ; gain = 537.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1327.184 ; gain = 537.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1327.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely overrides clock 'clk100mhz'.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} [get_ports clk100mhz], [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc:8]
Previous: create_clock -period 10.000 [get_ports clk100mhz], [c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'sd_cd'. [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'sd_cd'. [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc:79]
Finished Parsing XDC File [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fpga_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys-4-DDR-pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1392.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1392.805 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1392.805 ; gain = 603.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1392.805 ; gain = 603.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1392.805 ; gain = 603.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sddat_stat_reg' in module 'sd_reader'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RWAIT |                            00001 |                              000
                 RDURING |                            00010 |                              001
                   RTAIL |                            00100 |                              010
                  iSTATE |                            01000 |                              011
                 iSTATE0 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sddat_stat_reg' using encoding 'one-hot' in module 'sd_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               01
               S_PREPARE |                               01 |                               00
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1392.805 ; gain = 603.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Multipliers : 
	               8x32  Multipliers := 5     
+---RAMs : 
	             144K Bit	(16384 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 33    
	   4 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	  10 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   4 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 144   
	   4 Input    8 Bit        Muxes := 13    
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 7     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 215   
	   8 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no2, operation Mode is: A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no0, operation Mode is: C+A*B.
DSP Report: operator read_sector_no0 is absorbed into DSP read_sector_no0.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no0.
WARNING: [Synth 8-3917] design fpga_top has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat3 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port led[9] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 1392.805 ; gain = 603.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_top    | u_uart_tx/buffer_reg | 16 K x 9(READ_FIRST)   | W |   | 16 K x 9(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B           | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:50 . Memory (MB): peak = 1392.805 ; gain = 603.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:13 . Memory (MB): peak = 1497.617 ; gain = 708.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_top    | u_uart_tx/buffer_reg | 16 K x 9(READ_FIRST)   | W |   | 16 K x 9(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_uart_tx/buffer_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_uart_tx/buffer_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_uart_tx/buffer_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_uart_tx/buffer_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_uart_tx/buffer_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:18 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:32 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:32 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:34 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:34 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:34 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:34 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 16     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 0      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B         | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |   158|
|3     |DSP48E1  |    11|
|6     |LUT1     |     7|
|7     |LUT2     |   497|
|8     |LUT3     |   312|
|9     |LUT4     |   282|
|10    |LUT5     |   381|
|11    |LUT6     |   507|
|12    |MUXF7    |    37|
|13    |RAMB18E1 |     1|
|14    |RAMB36E1 |     4|
|15    |FDCE     |  1032|
|16    |FDPE     |    24|
|17    |FDRE     |   195|
|18    |IBUF     |     2|
|19    |IOBUF    |     1|
|20    |OBUF     |    22|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:34 . Memory (MB): peak = 1506.648 ; gain = 717.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:32 . Memory (MB): peak = 1506.648 ; gain = 651.777
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:35 . Memory (MB): peak = 1506.648 ; gain = 717.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1518.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1522.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: bf8395ed
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 127 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:45 . Memory (MB): peak = 1522.254 ; gain = 1107.652
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/example-vivado-readfile/Nexys4-ReadFile.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 22:55:35 2025...
