{"vcs1":{"timestamp_begin":1769578761.238591132, "rt":6.63, "ut":6.39, "st":0.19}}
{"vcselab":{"timestamp_begin":1769578767.921571909, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769578768.260140589, "rt":0.22, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769578760.981971624}
{"VCS_COMP_START_TIME": 1769578760.981971624}
{"VCS_COMP_END_TIME": 1769578768.547955769}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352576}}
{"vcselab": {"peak_mem": 173712}}
