From 7b6e4353fc905e565e8638582e7849dbc5d82a33 Mon Sep 17 00:00:00 2001
From: simon <hai.qin@toradex.com>
Date: Fri, 1 Sep 2017 11:29:11 +0800
Subject: [PATCH] custom devicetree

Signed-off-by: simon <hai.qin@toradex.com>
---
 arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts | 39 +++++++++++++++++++++++++++-
 1 file changed, 38 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts b/arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts
index acd9031..5c144c5 100644
--- a/arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts
+++ b/arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts
@@ -193,6 +193,27 @@
 			>;
 		};
 	};
+
+        uart4 {
+                pinctrl_uart4_dte: uart4grp-dte { /* DTE mode */
+                        fsl,pins = <
+                                MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA 0x1b0b1
+                                MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA 0x1b0b1
+                        >;
+                };
+        };
+
+
+        uart5 {
+                pinctrl_uart5_dte: uart5grp-dte { /* DTE mode */
+                        fsl,pins = <
+                                MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA 0x1b0b1
+                                MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA 0x1b0b1
+                        >;
+                };
+        };
+
+
 };
 
 &lcd {
@@ -246,6 +267,22 @@
 	status = "okay";
 };
 
+/* UART_D */
+&uart4 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart4_dte>;
+        fsl,dte-mode;
+        status = "okay";
+};
+
+/* UART_C */
+&uart5 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart5_dte>;
+        fsl,dte-mode;
+        status = "okay";
+};
+
 &usbh1 {
 	status = "okay";
 };
@@ -261,7 +298,7 @@
 };
 
 &weim {
-	status = "okay";
+	status = "disabled";
 	/* weim memory map: 32MB on CS0, 32MB on CS1, 32MB on CS2 */
 	ranges = <0 0 0x08000000 0x02000000
 	          1 0 0x0a000000 0x02000000
-- 
1.9.1

