# CPU-Pipeline-Simulator
Parsed a given MIPS instructions file, and simulated a 5-stage pipeline behavior
