ARM GAS  /tmp/ccGMUeXH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_syscfg.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.syscfg_deinit,"ax",%progbits
  20              		.align	1
  21              		.global	syscfg_deinit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	syscfg_deinit:
  27              	.LFB116:
  28              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \file    gd32f4xx_syscfg.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief   SYSCFG driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****        specific prior written permission.
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /tmp/ccGMUeXH.s 			page 2


  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** OF SUCH DAMAGE.
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** #include "gd32f4xx_syscfg.h"
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    reset the SYSCFG registers
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  none
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_deinit(void)
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
  29              		.loc 1 47 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_enable(RCU_SYSCFGRST);
  38              		.loc 1 48 5 view .LVU1
  39 0002 40F60E10 		movw	r0, #2318
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     rcu_periph_reset_disable(RCU_SYSCFGRST);
  42              		.loc 1 49 5 view .LVU2
  43 000a 40F60E10 		movw	r0, #2318
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
  46              		.loc 1 50 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.syscfg_bootmode_config,"ax",%progbits
  52              		.align	1
  53              		.global	syscfg_bootmode_config
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	syscfg_bootmode_config:
  59              	.LVL2:
  60              	.LFB117:
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    configure the boot mode
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_bootmode: selects the memory remapping
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_FLASH: main flash memory (0x08000000~0x083BFFFF) is mapped at add
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_BOOTLOADER: boot loader (0x1FFF0000 - 0x1FFF77FF) is mapped at ad
ARM GAS  /tmp/ccGMUeXH.s 			page 3


  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SRAM: SRAM/NOR 0 and 1 of EXMC (0x60000000~0x67FFFFFF) is ma
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_SRAM: SRAM0 of on-chip SRAM (0x20000000~0x2001BFFF) is mapped at 
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SDRAM: SDRAM bank0 of EXMC (0xC0000000~0xC7FFFFFF) is mapped
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_bootmode_config(uint8_t syscfg_bootmode)
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
  61              		.loc 1 65 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_BOOT_MODE bit and set according to syscfg_bootmode */
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 &= ~SYSCFG_CFG0_BOOT_MODE;
  66              		.loc 1 67 5 view .LVU5
  67              		.loc 1 67 17 is_stmt 0 view .LVU6
  68 0000 064B     		ldr	r3, .L4
  69 0002 D3F80018 		ldr	r1, [r3, #2048]
  70 0006 21F00701 		bic	r1, r1, #7
  71 000a C3F80018 		str	r1, [r3, #2048]
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 |= (uint32_t)syscfg_bootmode;
  72              		.loc 1 68 5 is_stmt 1 view .LVU7
  73              		.loc 1 68 17 is_stmt 0 view .LVU8
  74 000e D3F80028 		ldr	r2, [r3, #2048]
  75 0012 0243     		orrs	r2, r2, r0
  76 0014 C3F80028 		str	r2, [r3, #2048]
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
  77              		.loc 1 69 1 view .LVU9
  78 0018 7047     		bx	lr
  79              	.L5:
  80 001a 00BF     		.align	2
  81              	.L4:
  82 001c 00300140 		.word	1073819648
  83              		.cfi_endproc
  84              	.LFE117:
  86              		.section	.text.syscfg_fmc_swap_config,"ax",%progbits
  87              		.align	1
  88              		.global	syscfg_fmc_swap_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	syscfg_fmc_swap_config:
  94              	.LVL3:
  95              	.LFB118:
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    FMC memory mapping swap
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_fmc_swap: selects the interal flash bank swapping
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK0: bank 0 is mapped at address 0x08000000 and bank 1 is mapped
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK1: bank 1 is mapped at address 0x08000000 and bank 0 is mapped
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_fmc_swap_config(uint32_t syscfg_fmc_swap)
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
ARM GAS  /tmp/ccGMUeXH.s 			page 4


  96              		.loc 1 81 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 101              		.loc 1 82 5 view .LVU11
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 102              		.loc 1 83 5 view .LVU12
 103              		.loc 1 83 9 is_stmt 0 view .LVU13
 104 0000 044A     		ldr	r2, .L7
 105 0002 D2F80038 		ldr	r3, [r2, #2048]
 106              	.LVL4:
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     /* reset the FMC_SWP bit and set according to syscfg_fmc_swap */
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_FMC_SWP;
 107              		.loc 1 85 5 is_stmt 1 view .LVU14
 108              		.loc 1 85 9 is_stmt 0 view .LVU15
 109 0006 23F48073 		bic	r3, r3, #256
 110              	.LVL5:
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_fmc_swap);
 111              		.loc 1 86 5 is_stmt 1 view .LVU16
 112              		.loc 1 86 24 is_stmt 0 view .LVU17
 113 000a 0343     		orrs	r3, r3, r0
 114              	.LVL6:
 115              		.loc 1 86 17 view .LVU18
 116 000c C2F80038 		str	r3, [r2, #2048]
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
 117              		.loc 1 87 1 view .LVU19
 118 0010 7047     		bx	lr
 119              	.L8:
 120 0012 00BF     		.align	2
 121              	.L7:
 122 0014 00300140 		.word	1073819648
 123              		.cfi_endproc
 124              	.LFE118:
 126              		.section	.text.syscfg_exmc_swap_config,"ax",%progbits
 127              		.align	1
 128              		.global	syscfg_exmc_swap_config
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	syscfg_exmc_swap_config:
 134              	.LVL7:
 135              	.LFB119:
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    EXMC memory mapping swap
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_exmc_swap: selects the memories in EXMC swapping
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_ENABLE: SDRAM bank 0 and bank 1 are swapped with NAND bank 1 and 
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_DISABLE: no memory mapping swap
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_exmc_swap_config(uint32_t syscfg_exmc_swap)
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
 136              		.loc 1 99 1 is_stmt 1 view -0
ARM GAS  /tmp/ccGMUeXH.s 			page 5


 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 141              		.loc 1 100 5 view .LVU21
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 142              		.loc 1 102 5 view .LVU22
 143              		.loc 1 102 9 is_stmt 0 view .LVU23
 144 0000 044A     		ldr	r2, .L10
 145 0002 D2F80038 		ldr	r3, [r2, #2048]
 146              	.LVL8:
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_EXMC_SWP bits and set according to syscfg_exmc_swap */
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_EXMC_SWP;
 147              		.loc 1 104 5 is_stmt 1 view .LVU24
 148              		.loc 1 104 9 is_stmt 0 view .LVU25
 149 0006 23F44063 		bic	r3, r3, #3072
 150              	.LVL9:
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_exmc_swap);
 151              		.loc 1 105 5 is_stmt 1 view .LVU26
 152              		.loc 1 105 24 is_stmt 0 view .LVU27
 153 000a 0343     		orrs	r3, r3, r0
 154              	.LVL10:
 155              		.loc 1 105 17 view .LVU28
 156 000c C2F80038 		str	r3, [r2, #2048]
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
 157              		.loc 1 106 1 view .LVU29
 158 0010 7047     		bx	lr
 159              	.L11:
 160 0012 00BF     		.align	2
 161              	.L10:
 162 0014 00300140 		.word	1073819648
 163              		.cfi_endproc
 164              	.LFE119:
 166              		.section	.text.syscfg_exti_line_config,"ax",%progbits
 167              		.align	1
 168              		.global	syscfg_exti_line_config
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	syscfg_exti_line_config:
 174              	.LVL11:
 175              	.LFB120:
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    configure the GPIO pin as EXTI Line
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  exti_port: specify the GPIO port used in EXTI
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_GPIOx(x = A,B,C,D,E,F,G,H,I): EXTI GPIO port
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  exti_pin: specify the EXTI line
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_PINx(x = 0..15): EXTI GPIO pin
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)
ARM GAS  /tmp/ccGMUeXH.s 			page 6


 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
 176              		.loc 1 120 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 181              		.loc 1 121 5 view .LVU31
 182              		.loc 1 121 61 is_stmt 0 view .LVU32
 183 0000 01F00302 		and	r2, r1, #3
 184 0004 9200     		lsls	r2, r2, #2
 185              		.loc 1 121 57 view .LVU33
 186 0006 0F23     		movs	r3, #15
 187 0008 9340     		lsls	r3, r3, r2
 188              		.loc 1 121 14 view .LVU34
 189 000a DB43     		mvns	r3, r3
 190              	.LVL12:
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 191              		.loc 1 122 5 is_stmt 1 view .LVU35
 192              		.loc 1 122 14 is_stmt 0 view .LVU36
 193 000c 9040     		lsls	r0, r0, r2
 194              	.LVL13:
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     switch(exti_pin / EXTI_SS_JSTEP) {
 195              		.loc 1 124 5 is_stmt 1 view .LVU37
 196              		.loc 1 124 21 is_stmt 0 view .LVU38
 197 000e 8908     		lsrs	r1, r1, #2
 198              	.LVL14:
 199              		.loc 1 124 5 view .LVU39
 200 0010 0329     		cmp	r1, #3
 201 0012 32D8     		bhi	.L12
 202 0014 DFE801F0 		tbb	[pc, r1]
 203              	.L15:
 204 0018 02       		.byte	(.L18-.L15)/2
 205 0019 0E       		.byte	(.L17-.L15)/2
 206 001a 1A       		.byte	(.L16-.L15)/2
 207 001b 26       		.byte	(.L14-.L15)/2
 208              		.p2align 1
 209              	.L18:
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     case EXTISS0:
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* clear EXTI source line(0..3) */
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 &= clear_exti_mask;
 210              		.loc 1 127 9 is_stmt 1 view .LVU40
 211              		.loc 1 127 24 is_stmt 0 view .LVU41
 212 001c 1749     		ldr	r1, .L19
 213 001e D1F80828 		ldr	r2, [r1, #2056]
 214 0022 1340     		ands	r3, r3, r2
 215              	.LVL15:
 216              		.loc 1 127 24 view .LVU42
 217 0024 C1F80838 		str	r3, [r1, #2056]
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 |= config_exti_mask;
 218              		.loc 1 129 9 is_stmt 1 view .LVU43
 219              		.loc 1 129 24 is_stmt 0 view .LVU44
 220 0028 D1F80828 		ldr	r2, [r1, #2056]
 221 002c 1043     		orrs	r0, r0, r2
 222              	.LVL16:
ARM GAS  /tmp/ccGMUeXH.s 			page 7


 223              		.loc 1 129 24 view .LVU45
 224 002e C1F80808 		str	r0, [r1, #2056]
 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         break;
 225              		.loc 1 130 9 is_stmt 1 view .LVU46
 226 0032 7047     		bx	lr
 227              	.LVL17:
 228              	.L17:
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     case EXTISS1:
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(4..7) */
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 &= clear_exti_mask;
 229              		.loc 1 133 9 view .LVU47
 230              		.loc 1 133 24 is_stmt 0 view .LVU48
 231 0034 1149     		ldr	r1, .L19
 232 0036 D1F80C28 		ldr	r2, [r1, #2060]
 233 003a 1340     		ands	r3, r3, r2
 234              	.LVL18:
 235              		.loc 1 133 24 view .LVU49
 236 003c C1F80C38 		str	r3, [r1, #2060]
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 |= config_exti_mask;
 237              		.loc 1 135 9 is_stmt 1 view .LVU50
 238              		.loc 1 135 24 is_stmt 0 view .LVU51
 239 0040 D1F80C28 		ldr	r2, [r1, #2060]
 240 0044 1043     		orrs	r0, r0, r2
 241              	.LVL19:
 242              		.loc 1 135 24 view .LVU52
 243 0046 C1F80C08 		str	r0, [r1, #2060]
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         break;
 244              		.loc 1 136 9 is_stmt 1 view .LVU53
 245 004a 7047     		bx	lr
 246              	.LVL20:
 247              	.L16:
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     case EXTISS2:
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(8..11) */
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 &= clear_exti_mask;
 248              		.loc 1 139 9 view .LVU54
 249              		.loc 1 139 24 is_stmt 0 view .LVU55
 250 004c 0B49     		ldr	r1, .L19
 251 004e D1F81028 		ldr	r2, [r1, #2064]
 252 0052 1340     		ands	r3, r3, r2
 253              	.LVL21:
 254              		.loc 1 139 24 view .LVU56
 255 0054 C1F81038 		str	r3, [r1, #2064]
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 |= config_exti_mask;
 256              		.loc 1 141 9 is_stmt 1 view .LVU57
 257              		.loc 1 141 24 is_stmt 0 view .LVU58
 258 0058 D1F81028 		ldr	r2, [r1, #2064]
 259 005c 1043     		orrs	r0, r0, r2
 260              	.LVL22:
 261              		.loc 1 141 24 view .LVU59
 262 005e C1F81008 		str	r0, [r1, #2064]
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         break;
 263              		.loc 1 142 9 is_stmt 1 view .LVU60
 264 0062 7047     		bx	lr
 265              	.LVL23:
 266              	.L14:
ARM GAS  /tmp/ccGMUeXH.s 			page 8


 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     case EXTISS3:
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(12..15) */
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 &= clear_exti_mask;
 267              		.loc 1 145 9 view .LVU61
 268              		.loc 1 145 24 is_stmt 0 view .LVU62
 269 0064 0549     		ldr	r1, .L19
 270 0066 D1F81428 		ldr	r2, [r1, #2068]
 271 006a 1340     		ands	r3, r3, r2
 272              	.LVL24:
 273              		.loc 1 145 24 view .LVU63
 274 006c C1F81438 		str	r3, [r1, #2068]
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(12..15) */
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 |= config_exti_mask;
 275              		.loc 1 147 9 is_stmt 1 view .LVU64
 276              		.loc 1 147 24 is_stmt 0 view .LVU65
 277 0070 D1F81428 		ldr	r2, [r1, #2068]
 278 0074 1043     		orrs	r0, r0, r2
 279              	.LVL25:
 280              		.loc 1 147 24 view .LVU66
 281 0076 C1F81408 		str	r0, [r1, #2068]
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         break;
 282              		.loc 1 148 9 is_stmt 1 view .LVU67
 283              	.L12:
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     default:
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         break;
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     }
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
 284              		.loc 1 152 1 is_stmt 0 view .LVU68
 285 007a 7047     		bx	lr
 286              	.L20:
 287              		.align	2
 288              	.L19:
 289 007c 00300140 		.word	1073819648
 290              		.cfi_endproc
 291              	.LFE120:
 293              		.section	.text.syscfg_enet_phy_interface_config,"ax",%progbits
 294              		.align	1
 295              		.global	syscfg_enet_phy_interface_config
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 300              	syscfg_enet_phy_interface_config:
 301              	.LVL26:
 302              	.LFB121:
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    configure the PHY interface for the ethernet MAC
 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_enet_phy_interface: specifies the media interface mode.
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_MII: MII mode is selected
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_RMII: RMII mode is selected
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_enet_phy_interface_config(uint32_t syscfg_enet_phy_interface)
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
 303              		.loc 1 164 1 is_stmt 1 view -0
ARM GAS  /tmp/ccGMUeXH.s 			page 9


 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 308              		.loc 1 165 5 view .LVU70
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG1;
 309              		.loc 1 167 5 view .LVU71
 310              		.loc 1 167 9 is_stmt 0 view .LVU72
 311 0000 044A     		ldr	r2, .L22
 312 0002 D2F80438 		ldr	r3, [r2, #2052]
 313              	.LVL27:
 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     /* reset the ENET_PHY_SEL bit and set according to syscfg_enet_phy_interface */
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG1_ENET_PHY_SEL;
 314              		.loc 1 169 5 is_stmt 1 view .LVU73
 315              		.loc 1 169 9 is_stmt 0 view .LVU74
 316 0006 23F40003 		bic	r3, r3, #8388608
 317              	.LVL28:
 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     SYSCFG_CFG1 = (reg | syscfg_enet_phy_interface);
 318              		.loc 1 170 5 is_stmt 1 view .LVU75
 319              		.loc 1 170 24 is_stmt 0 view .LVU76
 320 000a 0343     		orrs	r3, r3, r0
 321              	.LVL29:
 322              		.loc 1 170 17 view .LVU77
 323 000c C2F80438 		str	r3, [r2, #2052]
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
 324              		.loc 1 171 1 view .LVU78
 325 0010 7047     		bx	lr
 326              	.L23:
 327 0012 00BF     		.align	2
 328              	.L22:
 329 0014 00300140 		.word	1073819648
 330              		.cfi_endproc
 331              	.LFE121:
 333              		.section	.text.syscfg_compensation_config,"ax",%progbits
 334              		.align	1
 335              		.global	syscfg_compensation_config
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 340              	syscfg_compensation_config:
 341              	.LVL30:
 342              	.LFB122:
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    configure the I/O compensation cell
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  syscfg_compensation: specifies the I/O compensation cell mode
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_ENABLE: I/O compensation cell is enabled
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_DISABLE: I/O compensation cell is disabled
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     none
 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** */
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** void syscfg_compensation_config(uint32_t syscfg_compensation)
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
 343              		.loc 1 183 1 is_stmt 1 view -0
ARM GAS  /tmp/ccGMUeXH.s 			page 10


 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     uint32_t reg;
 348              		.loc 1 184 5 view .LVU80
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg = SYSCFG_CPSCTL;
 349              		.loc 1 186 5 view .LVU81
 350              		.loc 1 186 9 is_stmt 0 view .LVU82
 351 0000 044A     		ldr	r2, .L25
 352 0002 D2F82038 		ldr	r3, [r2, #2080]
 353              	.LVL31:
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CPSCTL_CPS_EN bit and set according to syscfg_compensation */
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CPSCTL_CPS_EN;
 354              		.loc 1 188 5 is_stmt 1 view .LVU83
 355              		.loc 1 188 9 is_stmt 0 view .LVU84
 356 0006 23F00103 		bic	r3, r3, #1
 357              	.LVL32:
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 358              		.loc 1 189 5 is_stmt 1 view .LVU85
 359              		.loc 1 189 26 is_stmt 0 view .LVU86
 360 000a 0343     		orrs	r3, r3, r0
 361              	.LVL33:
 362              		.loc 1 189 19 view .LVU87
 363 000c C2F82038 		str	r3, [r2, #2080]
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
 364              		.loc 1 190 1 view .LVU88
 365 0010 7047     		bx	lr
 366              	.L26:
 367 0012 00BF     		.align	2
 368              	.L25:
 369 0014 00300140 		.word	1073819648
 370              		.cfi_endproc
 371              	.LFE122:
 373              		.section	.text.syscfg_flag_get,"ax",%progbits
 374              		.align	1
 375              		.global	syscfg_flag_get
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	syscfg_flag_get:
 381              	.LFB123:
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** 
 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** /*!
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \brief    checks whether the I/O compensation cell ready flag is set or not
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[in]  none
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \param[out] none
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     \retval     FlagStatus: SET or RESET
 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****   */
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** FlagStatus syscfg_flag_get(void)
 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** {
 382              		.loc 1 199 1 is_stmt 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386              		@ link register save eliminated.
ARM GAS  /tmp/ccGMUeXH.s 			page 11


 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     if(((uint32_t)RESET) != (SYSCFG_CPSCTL & SYSCFG_CPSCTL_CPS_RDY)) {
 387              		.loc 1 200 5 view .LVU90
 388              		.loc 1 200 30 is_stmt 0 view .LVU91
 389 0000 044B     		ldr	r3, .L30
 390 0002 D3F82038 		ldr	r3, [r3, #2080]
 391              		.loc 1 200 7 view .LVU92
 392 0006 13F4807F 		tst	r3, #256
 393 000a 01D0     		beq	.L29
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         return SET;
 394              		.loc 1 201 16 view .LVU93
 395 000c 0120     		movs	r0, #1
 396 000e 7047     		bx	lr
 397              	.L29:
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     } else {
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****         return RESET;
 398              		.loc 1 203 16 view .LVU94
 399 0010 0020     		movs	r0, #0
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c ****     }
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_syscfg.c **** }
 400              		.loc 1 205 1 view .LVU95
 401 0012 7047     		bx	lr
 402              	.L31:
 403              		.align	2
 404              	.L30:
 405 0014 00300140 		.word	1073819648
 406              		.cfi_endproc
 407              	.LFE123:
 409              		.text
 410              	.Letext0:
 411              		.file 2 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 412              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 413              		.file 4 "Core/Inc/gd32f4xx.h"
 414              		.file 5 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/ccGMUeXH.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_syscfg.c
     /tmp/ccGMUeXH.s:20     .text.syscfg_deinit:0000000000000000 $t
     /tmp/ccGMUeXH.s:26     .text.syscfg_deinit:0000000000000000 syscfg_deinit
     /tmp/ccGMUeXH.s:52     .text.syscfg_bootmode_config:0000000000000000 $t
     /tmp/ccGMUeXH.s:58     .text.syscfg_bootmode_config:0000000000000000 syscfg_bootmode_config
     /tmp/ccGMUeXH.s:82     .text.syscfg_bootmode_config:000000000000001c $d
     /tmp/ccGMUeXH.s:87     .text.syscfg_fmc_swap_config:0000000000000000 $t
     /tmp/ccGMUeXH.s:93     .text.syscfg_fmc_swap_config:0000000000000000 syscfg_fmc_swap_config
     /tmp/ccGMUeXH.s:122    .text.syscfg_fmc_swap_config:0000000000000014 $d
     /tmp/ccGMUeXH.s:127    .text.syscfg_exmc_swap_config:0000000000000000 $t
     /tmp/ccGMUeXH.s:133    .text.syscfg_exmc_swap_config:0000000000000000 syscfg_exmc_swap_config
     /tmp/ccGMUeXH.s:162    .text.syscfg_exmc_swap_config:0000000000000014 $d
     /tmp/ccGMUeXH.s:167    .text.syscfg_exti_line_config:0000000000000000 $t
     /tmp/ccGMUeXH.s:173    .text.syscfg_exti_line_config:0000000000000000 syscfg_exti_line_config
     /tmp/ccGMUeXH.s:204    .text.syscfg_exti_line_config:0000000000000018 $d
     /tmp/ccGMUeXH.s:208    .text.syscfg_exti_line_config:000000000000001c $t
     /tmp/ccGMUeXH.s:289    .text.syscfg_exti_line_config:000000000000007c $d
     /tmp/ccGMUeXH.s:294    .text.syscfg_enet_phy_interface_config:0000000000000000 $t
     /tmp/ccGMUeXH.s:300    .text.syscfg_enet_phy_interface_config:0000000000000000 syscfg_enet_phy_interface_config
     /tmp/ccGMUeXH.s:329    .text.syscfg_enet_phy_interface_config:0000000000000014 $d
     /tmp/ccGMUeXH.s:334    .text.syscfg_compensation_config:0000000000000000 $t
     /tmp/ccGMUeXH.s:340    .text.syscfg_compensation_config:0000000000000000 syscfg_compensation_config
     /tmp/ccGMUeXH.s:369    .text.syscfg_compensation_config:0000000000000014 $d
     /tmp/ccGMUeXH.s:374    .text.syscfg_flag_get:0000000000000000 $t
     /tmp/ccGMUeXH.s:380    .text.syscfg_flag_get:0000000000000000 syscfg_flag_get
     /tmp/ccGMUeXH.s:405    .text.syscfg_flag_get:0000000000000014 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
