karplus kevin karplus subject decouple cap onboard use on-chip capacitor reduce ground-bounce noise small systolic array chip load clock line design wa n-well cmos use mosis scalable design rule think bypass capacitor help much simultaneous output switch still large inductance bypass capacitor load capacitor signal line grind return still get grind power line bounce help lot on-chip load high load clock line transient try suppress really high frequency forget large area poly-thin-oxide-diff capacitor since rc time constant large make metal poly diff sandwich put lot hole poly layer allow frequent contact forget exactly wide poly line design probably omit diff altogether use solid poly sheet instead use poly substrate ha high resistance ignore speed probably better try tune circuit run slightly slower edge lower voltage swing especially output signal spend chip area capacitor spare space die since circuit wa big mosis tiny chip next size wa twice big need kevin karplus kevin karplus karplus due budgetary constraint light end tunnel turn 