;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 0
	SLT 0, 900
	SUB @424, 701
	SUB @424, 701
	SUB @0, 5
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -14
	SUB #0, -14
	SUB @424, 701
	DJN -700, 790
	SUB #0, -14
	SUB #0, -14
	CMP 667, 0
	SUB 0, 900
	SUB 7, 2
	SUB #0, -14
	JMP -1, @-20
	JMZ @300, 90
	SUB 42, @70
	DJN -700, 790
	SLT <-700, 790
	SUB -0, 72
	SPL -0, -533
	SPL -0, -533
	CMP <42, @200
	SUB #0, -14
	SUB -207, <-120
	DJN -1, @-20
	SUB #-0, -533
	SUB #40, 14
	JMZ @300, 90
	JMZ @300, 90
	ADD #270, <1
	CMP -207, <-120
	SUB #-0, -533
	SUB #72, @200
	SPL 5, <332
	SPL 0, <332
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
