{
  "Top": "main",
  "RtlTop": "main",
  "RtlPrefix": "",
  "RtlSubPrefix": "main_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top main -name main"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "main"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "44048",
    "Latency": "44047"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "main",
    "Version": "1.0",
    "DisplayName": "Main",
    "Revision": "2113687257",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_main_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/benchmarks\/jianyicheng\/vecTrans\/src\/vecTrans.cpp",
      "..\/..\/..\/..\/..\/benchmarks\/jianyicheng\/vecTrans\/src\/vecTrans_tb.cpp",
      "..\/..\/..\/..\/..\/benchmarks\/jianyicheng\/vecTrans\/src\/g.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/main_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/main_b_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/main_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/main_main_Pipeline_VITIS_LOOP_4_1.vhd",
      "impl\/vhdl\/main_main_Pipeline_VITIS_LOOP_18_1.vhd",
      "impl\/vhdl\/main_mul_32s_32s_32_5_1.vhd",
      "impl\/vhdl\/main_urem_10ns_7ns_6_14_1.vhd",
      "impl\/vhdl\/main.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/main_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/main_b_RAM_AUTO_1R1W.v",
      "impl\/verilog\/main_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/main_main_Pipeline_VITIS_LOOP_4_1.v",
      "impl\/verilog\/main_main_Pipeline_VITIS_LOOP_18_1.v",
      "impl\/verilog\/main_mul_32s_32s_32_5_1.v",
      "impl\/verilog\/main_urem_10ns_7ns_6_14_1.v",
      "impl\/verilog\/main.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/main.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "main",
      "Instances": [
        {
          "ModuleName": "main_Pipeline_VITIS_LOOP_18_1",
          "InstanceName": "grp_main_Pipeline_VITIS_LOOP_18_1_fu_22"
        },
        {
          "ModuleName": "main_Pipeline_VITIS_LOOP_4_1",
          "InstanceName": "grp_main_Pipeline_VITIS_LOOP_4_1_fu_30"
        }
      ]
    },
    "Info": {
      "main_Pipeline_VITIS_LOOP_18_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main_Pipeline_VITIS_LOOP_4_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "main": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "main_Pipeline_VITIS_LOOP_18_1": {
        "Latency": {
          "LatencyBest": "1040",
          "LatencyAvg": "1040",
          "LatencyWorst": "1040",
          "PipelineII": "1040",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.815"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "1024",
            "Latency": "1038",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "438",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main_Pipeline_VITIS_LOOP_4_1": {
        "Latency": {
          "LatencyBest": "43004",
          "LatencyAvg": "43004",
          "LatencyWorst": "43004",
          "PipelineII": "43004",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.182"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "1000",
            "Latency": "43002",
            "PipelineII": "43",
            "PipelineDepth": "46"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "587",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "773",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "main": {
        "Latency": {
          "LatencyBest": "44047",
          "LatencyAvg": "44047",
          "LatencyWorst": "44047",
          "PipelineII": "44048",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.182"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1031",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1208",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-12 18:57:39 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
