Analysis & Synthesis report for Cinna-BoN-FPGA
Tue Aug 06 23:40:41 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Aug 06 23:40:41 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Cinna-BoN-FPGA                              ;
; Top-level Entity Name       ; CinnaBoNFPGA                                ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; CinnaBoNFPGA       ; Cinna-BoN-FPGA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Aug 06 23:40:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cinna-BoN-FPGA -c Cinna-BoN-FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/embedded_system.v
    Info (12023): Found entity 1: embedded_system File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/embedded_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv
    Info (12023): Found entity 1: embedded_system_irq_mapper File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_mux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_demux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_rsp_demux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_mux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_cmd_demux File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_003 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_002 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router_001 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: embedded_system_mm_interconnect_0_router_default_decode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: embedded_system_mm_interconnect_0_router File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v
    Info (12023): Found entity 1: embedded_system_onchip_memory2_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_ic_data_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: embedded_system_nios2_qsys_0_ic_tag_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 89
    Info (12023): Found entity 3: embedded_system_nios2_qsys_0_bht_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 158
    Info (12023): Found entity 4: embedded_system_nios2_qsys_0_register_bank_a_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 227
    Info (12023): Found entity 5: embedded_system_nios2_qsys_0_register_bank_b_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 293
    Info (12023): Found entity 6: embedded_system_nios2_qsys_0_dc_tag_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 7: embedded_system_nios2_qsys_0_dc_data_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 425
    Info (12023): Found entity 8: embedded_system_nios2_qsys_0_dc_victim_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 490
    Info (12023): Found entity 9: embedded_system_nios2_qsys_0_nios2_oci_debug File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 558
    Info (12023): Found entity 10: embedded_system_nios2_qsys_0_ociram_sp_ram_module File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 700
    Info (12023): Found entity 11: embedded_system_nios2_qsys_0_nios2_ocimem File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 764
    Info (12023): Found entity 12: embedded_system_nios2_qsys_0_nios2_avalon_reg File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 948
    Info (12023): Found entity 13: embedded_system_nios2_qsys_0_nios2_oci_break File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1041
    Info (12023): Found entity 14: embedded_system_nios2_qsys_0_nios2_oci_xbrk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1336
    Info (12023): Found entity 15: embedded_system_nios2_qsys_0_nios2_oci_dbrk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1597
    Info (12023): Found entity 16: embedded_system_nios2_qsys_0_nios2_oci_itrace File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 1786
    Info (12023): Found entity 17: embedded_system_nios2_qsys_0_nios2_oci_td_mode File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2170
    Info (12023): Found entity 18: embedded_system_nios2_qsys_0_nios2_oci_dtrace File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2238
    Info (12023): Found entity 19: embedded_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2333
    Info (12023): Found entity 20: embedded_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2405
    Info (12023): Found entity 21: embedded_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2448
    Info (12023): Found entity 22: embedded_system_nios2_qsys_0_nios2_oci_fifo File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2495
    Info (12023): Found entity 23: embedded_system_nios2_qsys_0_nios2_oci_pib File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2997
    Info (12023): Found entity 24: embedded_system_nios2_qsys_0_nios2_oci_im File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3066
    Info (12023): Found entity 25: embedded_system_nios2_qsys_0_nios2_performance_monitors File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3183
    Info (12023): Found entity 26: embedded_system_nios2_qsys_0_nios2_oci File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3200
    Info (12023): Found entity 27: embedded_system_nios2_qsys_0 File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3776
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_sysclk File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_tck File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_jtag_debug_module_wrapper File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_mult_cell File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_oci_test_bench File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: embedded_system_nios2_qsys_0_test_bench File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833_avalon.v
    Info (12023): Found entity 1: ad9833_avalon File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833_avalon.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file embedded_system/synthesis/submodules/ad9833if.v
    Info (12023): Found entity 1: ad9833if File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cinna-bon-fpga.v
    Info (12023): Found entity 1: CinnaBoNFPGA File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer File: D:/Cinna-BoN-FPGA/debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevled.v
    Info (12023): Found entity 1: SevLedDecoder File: D:/Cinna-BoN-FPGA/sevled.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seqblinker.v
    Info (12023): Found entity 1: SeqBlinker File: D:/Cinna-BoN-FPGA/SeqBlinker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uartrxr.v
    Info (12023): Found entity 1: UartRxr File: D:/Cinna-BoN-FPGA/UartRxr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uarttxr.v
    Info (12023): Found entity 1: UartTxr File: D:/Cinna-BoN-FPGA/UartTxr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adcreceiver.v
    Info (12023): Found entity 1: AdcReceiver File: D:/Cinna-BoN-FPGA/AdcReceiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9767if.v
    Info (12023): Found entity 1: ad9767if File: D:/Cinna-BoN-FPGA/ad9767if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sinerom.v
    Info (12023): Found entity 1: sinerom File: D:/Cinna-BoN-FPGA/sinerom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ad9767sine.v
    Info (12023): Found entity 1: ad9767sine File: D:/Cinna-BoN-FPGA/ad9767sine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9833if.v
    Info (12023): Found entity 1: ad9833if File: D:/Cinna-BoN-FPGA/ad9833if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ad9833_avalon.v
    Info (12023): Found entity 1: ad9833_avalon File: D:/Cinna-BoN-FPGA/ad9833_avalon.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(20): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(21): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(22): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(23): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(24): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(25): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(26): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at ad9833if.v(27): Parameter Declaration in module "ad9833if" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/ad9833if.v Line: 27
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2138): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2138
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2140): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2140
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(2298): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 2298
Warning (10037): Verilog HDL or VHDL warning at embedded_system_nios2_qsys_0.v(3128): conditional expression evaluates to a constant File: D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.v Line: 3128
Error (10219): Verilog HDL Continuous Assignment error at Cinna-BoN-FPGA.v(22): object "send_complete" on left-hand side of assignment must have a net type File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 22
Error (10219): Verilog HDL Continuous Assignment error at Cinna-BoN-FPGA.v(23): object "good_to_reset_go" on left-hand side of assignment must have a net type File: D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.v Line: 23
Info (144001): Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings
    Error: Peak virtual memory: 644 megabytes
    Error: Processing ended: Tue Aug 06 23:40:42 2019
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.map.smsg.


