
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: in[3] (input port clocked by core_clock)
Endpoint: out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.34    0.00    0.00    0.20 ^ in[3] (in)
                                         in[3] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    5.58    0.02    0.03    0.23 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.23 ^ _25_/A1 (NOR4_X1)
     1    0.92    0.01    0.01    0.24 v _25_/ZN (NOR4_X1)
                                         net11 (net)
                  0.01    0.00    0.24 v output11/A (BUF_X1)
     1    0.44    0.00    0.02    0.26 v output11/Z (BUF_X1)
                                         out[2] (net)
                  0.00    0.00    0.26 v out[2] (out)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: in[4] (input port clocked by core_clock)
Endpoint: valid (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v in[4] (in)
                                         in[4] (net)
                  0.00    0.00    0.20 v input5/A (BUF_X1)
     3    6.88    0.01    0.03    0.23 v input5/Z (BUF_X1)
                                         net5 (net)
                  0.01    0.00    0.23 v _24_/A4 (NOR4_X2)
     2    4.01    0.05    0.08    0.31 ^ _24_/ZN (NOR4_X2)
                                         _10_ (net)
                  0.05    0.00    0.31 ^ _27_/A3 (NAND3_X1)
     1    4.40    0.02    0.03    0.35 v _27_/ZN (NAND3_X1)
                                         net12 (net)
                  0.02    0.00    0.35 v output12/A (BUF_X1)
     1    0.22    0.00    0.03    0.38 v output12/Z (BUF_X1)
                                         valid (net)
                  0.00    0.00    0.38 v valid (out)
                                  0.38   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: in[4] (input port clocked by core_clock)
Endpoint: valid (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v in[4] (in)
                                         in[4] (net)
                  0.00    0.00    0.20 v input5/A (BUF_X1)
     3    6.88    0.01    0.03    0.23 v input5/Z (BUF_X1)
                                         net5 (net)
                  0.01    0.00    0.23 v _24_/A4 (NOR4_X2)
     2    4.01    0.05    0.08    0.31 ^ _24_/ZN (NOR4_X2)
                                         _10_ (net)
                  0.05    0.00    0.31 ^ _27_/A3 (NAND3_X1)
     1    4.40    0.02    0.03    0.35 v _27_/ZN (NAND3_X1)
                                         net12 (net)
                  0.02    0.00    0.35 v output12/A (BUF_X1)
     1    0.22    0.00    0.03    0.38 v output12/Z (BUF_X1)
                                         valid (net)
                  0.00    0.00    0.38 v valid (out)
                                  0.38   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15352632105350494

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7733

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
9.454780578613281

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9029

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.3772

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4228

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
112.089077

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          6.27e-06   6.08e-06   6.90e-07   1.30e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.27e-06   6.08e-06   6.90e-07   1.30e-05 100.0%
                          48.1%      46.6%       5.3%
