# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\Nilakna\Projects_local\uart\pin_planner.csv
# Generated on: Sat May 17 18:28:46 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
LED[7],Output,PIN_L3,2,B2_N0,PIN_L3,2.5 V,,,,,
LED[6],Output,PIN_B1,1,B1_N0,PIN_B1,2.5 V,,,,,
LED[5],Output,PIN_F3,1,B1_N0,PIN_F3,2.5 V,,,,,
LED[4],Output,PIN_D1,1,B1_N0,PIN_D1,2.5 V,,,,,
LED[3],Output,PIN_A11,7,B7_N0,PIN_A11,2.5 V,,,,,
LED[2],Output,PIN_B13,7,B7_N0,PIN_B13,2.5 V,,,,,
LED[1],Output,PIN_A13,7,B7_N0,PIN_A13,2.5 V,,,,,
LED[0],Output,PIN_A15,7,B7_N0,PIN_A15,2.5 V,,,,,
clk,Input,PIN_R8,3,B3_N0,PIN_R8,2.5 V,,,,,
rx,Input,PIN_B3,8,B8_N0,PIN_B3,2.5 V,,,,,
tx,Output,PIN_A2,8,B8_N0,PIN_A2,2.5 V,,,,,
rstn,Unknown,PIN_J15,5,B5_N0,,,,,,,
tx_ready,Unknown,PIN_A5,8,B8_N0,,,,,,,
rx_valid,Unknown,PIN_B6,8,B8_N0,,,,,,,
data_bits_tx[7],Unknown,PIN_D3,8,B8_N0,,,,,,,
data_bits_tx[6],Unknown,PIN_C3,8,B8_N0,,,,,,,
data_bits_tx[5],Unknown,PIN_A3,8,B8_N0,,,,,,,
data_bits_tx[4],Unknown,PIN_B4,8,B8_N0,,,,,,,
data_bits_tx[3],Unknown,PIN_B5,8,B8_N0,,,,,,,
data_bits_tx[2],Unknown,PIN_D5,8,B8_N0,,,,,,,
data_bits_tx[1],Unknown,PIN_A6,8,B8_N0,,,,,,,
data_bits_tx[0],Unknown,PIN_D6,8,B8_N0,,,,,,,
