Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/xilinx/pkgs/vivado/2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 8b276f56865043e2b299f678c406824b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FLE_sim_behav xil_defaultlib.FLE_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FLE
Compiling module xil_defaultlib.FLE_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLE_sim_behav
