Classic Timing Analyzer report for hardware
Mon Apr 23 10:55:07 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.896 ns                         ; reset                            ; controlador:ctrl|state[3]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 37.279 ns                        ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.027 ns                        ; reset                            ; controlador:ctrl|state[0]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 32.08 MHz ( period = 31.173 ns ) ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 32.08 MHz ( period = 31.173 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.932 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.173 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.932 ns               ;
; N/A                                     ; 32.09 MHz ( period = 31.165 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.902 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.148 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.900 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.148 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.900 ns               ;
; N/A                                     ; 32.34 MHz ( period = 30.923 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 30.653 ns               ;
; N/A                                     ; 32.34 MHz ( period = 30.923 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 30.653 ns               ;
; N/A                                     ; 32.34 MHz ( period = 30.921 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 30.652 ns               ;
; N/A                                     ; 32.34 MHz ( period = 30.921 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 30.652 ns               ;
; N/A                                     ; 32.34 MHz ( period = 30.919 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 30.658 ns               ;
; N/A                                     ; 32.35 MHz ( period = 30.916 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 30.656 ns               ;
; N/A                                     ; 32.37 MHz ( period = 30.892 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 30.650 ns               ;
; N/A                                     ; 32.38 MHz ( period = 30.885 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 30.644 ns               ;
; N/A                                     ; 32.38 MHz ( period = 30.885 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 30.644 ns               ;
; N/A                                     ; 32.38 MHz ( period = 30.885 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 30.644 ns               ;
; N/A                                     ; 32.38 MHz ( period = 30.885 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 30.644 ns               ;
; N/A                                     ; 32.39 MHz ( period = 30.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.636 ns               ;
; N/A                                     ; 32.39 MHz ( period = 30.877 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.636 ns               ;
; N/A                                     ; 32.39 MHz ( period = 30.876 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 30.629 ns               ;
; N/A                                     ; 32.39 MHz ( period = 30.876 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 30.629 ns               ;
; N/A                                     ; 32.39 MHz ( period = 30.869 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.606 ns               ;
; N/A                                     ; 32.40 MHz ( period = 30.866 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 30.623 ns               ;
; N/A                                     ; 32.41 MHz ( period = 30.852 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.604 ns               ;
; N/A                                     ; 32.41 MHz ( period = 30.852 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.604 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.838 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 30.582 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.838 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 30.582 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.835 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 30.578 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.835 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 30.578 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.833 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 30.581 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.833 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 30.581 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.831 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 30.576 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.768 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.528 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.768 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.528 ns               ;
; N/A                                     ; 32.51 MHz ( period = 30.760 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.498 ns               ;
; N/A                                     ; 32.53 MHz ( period = 30.743 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.496 ns               ;
; N/A                                     ; 32.53 MHz ( period = 30.743 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.496 ns               ;
; N/A                                     ; 32.65 MHz ( period = 30.627 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 30.357 ns               ;
; N/A                                     ; 32.65 MHz ( period = 30.627 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 30.357 ns               ;
; N/A                                     ; 32.65 MHz ( period = 30.625 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 30.356 ns               ;
; N/A                                     ; 32.65 MHz ( period = 30.625 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 30.356 ns               ;
; N/A                                     ; 32.66 MHz ( period = 30.623 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 30.362 ns               ;
; N/A                                     ; 32.66 MHz ( period = 30.620 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 30.360 ns               ;
; N/A                                     ; 32.68 MHz ( period = 30.596 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 30.354 ns               ;
; N/A                                     ; 32.69 MHz ( period = 30.589 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 30.348 ns               ;
; N/A                                     ; 32.69 MHz ( period = 30.589 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 30.348 ns               ;
; N/A                                     ; 32.69 MHz ( period = 30.589 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 30.348 ns               ;
; N/A                                     ; 32.69 MHz ( period = 30.589 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 30.348 ns               ;
; N/A                                     ; 32.70 MHz ( period = 30.580 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 30.333 ns               ;
; N/A                                     ; 32.70 MHz ( period = 30.580 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 30.333 ns               ;
; N/A                                     ; 32.71 MHz ( period = 30.570 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 30.327 ns               ;
; N/A                                     ; 32.73 MHz ( period = 30.555 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 30.301 ns               ;
; N/A                                     ; 32.74 MHz ( period = 30.542 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 30.286 ns               ;
; N/A                                     ; 32.74 MHz ( period = 30.542 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 30.286 ns               ;
; N/A                                     ; 32.75 MHz ( period = 30.539 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 30.282 ns               ;
; N/A                                     ; 32.75 MHz ( period = 30.539 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 30.282 ns               ;
; N/A                                     ; 32.75 MHz ( period = 30.537 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 30.285 ns               ;
; N/A                                     ; 32.75 MHz ( period = 30.537 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 30.285 ns               ;
; N/A                                     ; 32.75 MHz ( period = 30.535 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 30.280 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.522 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 30.269 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.522 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 30.269 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.522 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 30.269 ns               ;
; N/A                                     ; 32.76 MHz ( period = 30.522 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 30.269 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 30.249 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 30.249 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.516 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 30.248 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.516 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 30.248 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.514 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 30.254 ns               ;
; N/A                                     ; 32.78 MHz ( period = 30.511 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 30.252 ns               ;
; N/A                                     ; 32.80 MHz ( period = 30.487 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 30.246 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 30.240 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 30.240 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 30.240 ns               ;
; N/A                                     ; 32.81 MHz ( period = 30.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 30.240 ns               ;
; N/A                                     ; 32.82 MHz ( period = 30.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 30.225 ns               ;
; N/A                                     ; 32.82 MHz ( period = 30.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 30.225 ns               ;
; N/A                                     ; 32.83 MHz ( period = 30.461 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 30.219 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.433 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 30.178 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.433 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 30.178 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.431 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.194 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.431 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.194 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.430 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 30.174 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.430 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 30.174 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.428 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 30.177 ns               ;
; N/A                                     ; 32.86 MHz ( period = 30.428 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 30.177 ns               ;
; N/A                                     ; 32.87 MHz ( period = 30.426 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 30.172 ns               ;
; N/A                                     ; 32.87 MHz ( period = 30.423 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.164 ns               ;
; N/A                                     ; 32.89 MHz ( period = 30.406 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.162 ns               ;
; N/A                                     ; 32.89 MHz ( period = 30.406 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.162 ns               ;
; N/A                                     ; 32.89 MHz ( period = 30.400 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.159 ns               ;
; N/A                                     ; 32.89 MHz ( period = 30.400 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.159 ns               ;
; N/A                                     ; 32.90 MHz ( period = 30.394 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.152 ns               ;
; N/A                                     ; 32.90 MHz ( period = 30.394 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.152 ns               ;
; N/A                                     ; 32.90 MHz ( period = 30.392 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.129 ns               ;
; N/A                                     ; 32.91 MHz ( period = 30.386 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.122 ns               ;
; N/A                                     ; 32.92 MHz ( period = 30.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.127 ns               ;
; N/A                                     ; 32.92 MHz ( period = 30.375 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.127 ns               ;
; N/A                                     ; 32.93 MHz ( period = 30.369 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 32.93 MHz ( period = 30.369 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.120 ns               ;
; N/A                                     ; 32.96 MHz ( period = 30.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 30.101 ns               ;
; N/A                                     ; 32.96 MHz ( period = 30.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 30.101 ns               ;
; N/A                                     ; 32.97 MHz ( period = 30.334 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 30.071 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.317 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 30.069 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.317 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 30.069 ns               ;
; N/A                                     ; 33.01 MHz ( period = 30.291 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 30.038 ns               ;
; N/A                                     ; 33.05 MHz ( period = 30.259 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 30.005 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.233 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.992 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.233 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.992 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.226 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 29.973 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.226 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 29.973 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.226 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 29.973 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.226 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 29.973 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.225 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 29.962 ns               ;
; N/A                                     ; 33.10 MHz ( period = 30.208 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 29.960 ns               ;
; N/A                                     ; 33.10 MHz ( period = 30.208 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.960 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.181 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 29.915 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.181 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.915 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.179 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.914 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.179 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 29.914 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 29.920 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.174 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 29.918 ns               ;
; N/A                                     ; 33.15 MHz ( period = 30.170 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.928 ns               ;
; N/A                                     ; 33.15 MHz ( period = 30.170 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.928 ns               ;
; N/A                                     ; 33.15 MHz ( period = 30.162 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 29.898 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.150 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 29.880 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.150 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.880 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.150 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 29.897 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.150 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 29.912 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.148 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.879 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.148 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 29.879 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.146 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 29.885 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.145 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 29.896 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.145 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.896 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.144 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 29.873 ns               ;
; N/A                                     ; 33.17 MHz ( period = 30.144 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.873 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.143 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 29.906 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.143 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 29.906 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.143 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 29.906 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.143 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 29.906 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.143 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 29.883 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.142 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.872 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.142 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 29.872 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.140 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 29.878 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.137 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 29.876 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.134 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 29.891 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.134 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 29.891 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.130 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.889 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.130 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.889 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.125 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.884 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.125 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.884 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.124 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 29.885 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.122 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 29.859 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.119 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 29.877 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 29.865 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 29.865 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 29.865 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 29.865 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.117 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 29.854 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.114 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.871 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.114 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.871 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.113 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 29.870 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.112 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 29.871 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.112 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 29.871 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.112 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 29.871 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.112 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 29.871 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.106 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 29.864 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.106 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 29.864 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.106 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 29.864 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.106 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 29.864 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.106 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 29.841 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.105 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 29.857 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.105 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.857 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.103 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 29.856 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.103 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 29.856 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 29.852 ns               ;
; N/A                                     ; 33.22 MHz ( period = 30.100 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.852 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.097 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 29.849 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.097 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 29.849 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.096 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 29.844 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.096 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 29.844 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.093 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 29.850 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.093 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.840 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.093 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 29.840 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.092 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 29.822 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.092 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.822 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.091 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 29.843 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.091 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 29.843 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.090 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.821 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.090 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 29.821 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.089 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 29.838 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.089 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 29.839 ns               ;
; N/A                                     ; 33.23 MHz ( period = 30.089 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.839 ns               ;
; N/A                                     ; 33.24 MHz ( period = 30.088 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 29.827 ns               ;
; N/A                                     ; 33.24 MHz ( period = 30.087 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 29.843 ns               ;
; N/A                                     ; 33.24 MHz ( period = 30.085 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 29.825 ns               ;
; N/A                                     ; 33.25 MHz ( period = 30.079 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.842 ns               ;
; N/A                                     ; 33.25 MHz ( period = 30.079 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.842 ns               ;
; N/A                                     ; 33.25 MHz ( period = 30.071 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 29.812 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.065 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 29.809 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.065 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 29.809 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.062 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.896 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.169 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 0.977 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 0.275 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.275 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 37.279 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.983 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.874 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.537 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.506 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.500 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.448 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.339 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.276 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.236 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.231 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.220 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.185 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.148 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.134 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.120 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 36.005 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 35.979 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.776 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.683 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.574 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.480 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.371 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.237 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.206 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.200 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.148 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.039 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.034 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.003 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.997 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.976 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.945 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.936 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.931 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.920 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.915 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.885 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.848 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.836 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.834 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.820 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.809 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.773 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.733 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.728 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.717 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.682 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.645 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.631 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.619 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.617 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.510 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.502 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.376 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.173 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.142 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.136 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.132 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 34.084 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.975 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.912 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.897 ns  ; Registrador:B|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.872 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.867 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.856 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.836 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.821 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.784 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.770 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.756 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.727 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.725 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.641 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.509 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.429 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.390 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.362 ns  ; Registrador:PCreg|Saida[1]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.359 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.353 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.320 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.315 ns  ; Registrador:PCreg|Saida[2]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.306 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.301 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.192 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.173 ns  ; Registrador:PCreg|Saida[0]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.129 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.118 ns  ; Registrador:B|Saida[3]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.089 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.084 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.076 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.073 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.038 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 33.012 ns  ; Registrador:B|Saida[4]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.001 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.987 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.983 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.973 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.952 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.946 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.894 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.873 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.859 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.858 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 32.785 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.722 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.682 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.677 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.666 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.631 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.597 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.594 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.580 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.566 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.563 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.454 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.451 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.445 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.394 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.117 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.086 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.080 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.063 ns  ; Registrador:PCreg|Saida[3]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.062 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.028 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.025 ns  ; Registrador:A|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.015 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.012 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.947 ns  ; Registrador:A|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.919 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.873 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.859 ns  ; Registrador:PCreg|Saida[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.856 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.818 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.816 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.812 ns  ; Registrador:PCreg|Saida[2]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.811 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.800 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.776 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.765 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.747 ns  ; Registrador:B|Saida[6]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.728 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.716 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.714 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.712 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.708 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.700 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.671 ns  ; Registrador:PCreg|Saida[4]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.670 ns  ; Registrador:PCreg|Saida[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.662 ns  ; Registrador:B|Saida[0]           ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.636 ns  ; Registrador:A|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.615 ns  ; Registrador:B|Saida[3]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.585 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.533 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.509 ns  ; Registrador:B|Saida[4]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.480 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.448 ns  ; Registrador:B|Saida[5]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.420 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.407 ns  ; Registrador:PCreg|Saida[5]       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.371 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.350 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.311 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.255 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.229 ns  ; Registrador:B|Saida[1]           ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.142 ns  ; Registrador:A|Saida[6]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.054 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.034 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.003 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.998 ns  ; Registrador:PCreg|Saida[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.997 ns  ; controlador:ctrl|state[1]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.974 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.972 ns  ; Registrador:A|Saida[3]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.969 ns  ; Instr_Reg:inst_reg|Instr15_0[7]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.951 ns  ; Registrador:PCreg|Saida[2]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.945 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.945 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.943 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.937 ns  ; controlador:ctrl|state[1]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.885 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.836 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.824 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.822 ns  ; Registrador:B|Saida[1]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.809 ns  ; Registrador:PCreg|Saida[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.782 ns  ; Registrador:A|Saida[5]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.776 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.773 ns  ; Registrador:B|Saida[7]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.773 ns  ; controlador:ctrl|state[2]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.763 ns  ; Registrador:PCreg|Saida[3]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.754 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.750 ns  ; Registrador:B|Saida[2]           ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.733 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.728 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.725 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.717 ns  ; controlador:ctrl|state[3]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.713 ns  ; controlador:ctrl|state[2]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.682 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.673 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.668 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.657 ns  ; controlador:ctrl|state[3]        ; Alu[23] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.027 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.027 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -0.131 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.620 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.726 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 23 10:55:05 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 32.08 MHz between source register "Instr_Reg:inst_reg|Instr31_26[2]" and destination register "Registrador:PCreg|Saida[0]" (period= 31.173 ns)
    Info: + Longest register to register delay is 30.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y29_N27; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: 2: + IC(0.645 ns) + CELL(0.544 ns) = 1.189 ns; Loc. = LCCOMB_X40_Y29_N20; Fanout = 1; COMB Node = 'controlador:ctrl|Selector0~3'
        Info: 3: + IC(0.329 ns) + CELL(0.545 ns) = 2.063 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 3; COMB Node = 'controlador:ctrl|Selector0~4'
        Info: 4: + IC(0.851 ns) + CELL(0.521 ns) = 3.435 ns; Loc. = LCCOMB_X40_Y29_N16; Fanout = 2; COMB Node = 'controlador:ctrl|Selector8~4'
        Info: 5: + IC(0.318 ns) + CELL(0.322 ns) = 4.075 ns; Loc. = LCCOMB_X40_Y29_N4; Fanout = 1; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~6'
        Info: 6: + IC(0.305 ns) + CELL(0.322 ns) = 4.702 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 70; COMB Node = 'AluControl:AluControl|Mux1~1'
        Info: 7: + IC(0.934 ns) + CELL(0.322 ns) = 5.958 ns; Loc. = LCCOMB_X39_Y30_N8; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~1'
        Info: 8: + IC(0.310 ns) + CELL(0.521 ns) = 6.789 ns; Loc. = LCCOMB_X39_Y30_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~28'
        Info: 9: + IC(0.321 ns) + CELL(0.322 ns) = 7.432 ns; Loc. = LCCOMB_X39_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~30'
        Info: 10: + IC(0.317 ns) + CELL(0.322 ns) = 8.071 ns; Loc. = LCCOMB_X39_Y30_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~31'
        Info: 11: + IC(0.319 ns) + CELL(0.178 ns) = 8.568 ns; Loc. = LCCOMB_X39_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 12: + IC(0.302 ns) + CELL(0.521 ns) = 9.391 ns; Loc. = LCCOMB_X39_Y30_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~36'
        Info: 13: + IC(0.299 ns) + CELL(0.178 ns) = 9.868 ns; Loc. = LCCOMB_X39_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~37'
        Info: 14: + IC(0.311 ns) + CELL(0.178 ns) = 10.357 ns; Loc. = LCCOMB_X39_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~40'
        Info: 15: + IC(0.292 ns) + CELL(0.178 ns) = 10.827 ns; Loc. = LCCOMB_X39_Y30_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~41'
        Info: 16: + IC(0.881 ns) + CELL(0.178 ns) = 11.886 ns; Loc. = LCCOMB_X39_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~43'
        Info: 17: + IC(0.302 ns) + CELL(0.178 ns) = 12.366 ns; Loc. = LCCOMB_X39_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~44'
        Info: 18: + IC(0.309 ns) + CELL(0.178 ns) = 12.853 ns; Loc. = LCCOMB_X39_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~45'
        Info: 19: + IC(1.160 ns) + CELL(0.178 ns) = 14.191 ns; Loc. = LCCOMB_X39_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~46'
        Info: 20: + IC(0.297 ns) + CELL(0.178 ns) = 14.666 ns; Loc. = LCCOMB_X39_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~49'
        Info: 21: + IC(0.310 ns) + CELL(0.319 ns) = 15.295 ns; Loc. = LCCOMB_X39_Y33_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~88'
        Info: 22: + IC(0.464 ns) + CELL(0.178 ns) = 15.937 ns; Loc. = LCCOMB_X40_Y33_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[16]~52'
        Info: 23: + IC(0.545 ns) + CELL(0.322 ns) = 16.804 ns; Loc. = LCCOMB_X39_Y33_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~62'
        Info: 24: + IC(0.822 ns) + CELL(0.178 ns) = 17.804 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~63'
        Info: 25: + IC(0.311 ns) + CELL(0.178 ns) = 18.293 ns; Loc. = LCCOMB_X41_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~68'
        Info: 26: + IC(0.919 ns) + CELL(0.319 ns) = 19.531 ns; Loc. = LCCOMB_X42_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~91'
        Info: 27: + IC(0.528 ns) + CELL(0.178 ns) = 20.237 ns; Loc. = LCCOMB_X41_Y31_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[22]~70'
        Info: 28: + IC(0.321 ns) + CELL(0.278 ns) = 20.836 ns; Loc. = LCCOMB_X41_Y31_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[24]~92'
        Info: 29: + IC(0.295 ns) + CELL(0.178 ns) = 21.309 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~74'
        Info: 30: + IC(0.942 ns) + CELL(0.322 ns) = 22.573 ns; Loc. = LCCOMB_X40_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~77'
        Info: 31: + IC(0.821 ns) + CELL(0.178 ns) = 23.572 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 32: + IC(0.308 ns) + CELL(0.322 ns) = 24.202 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~80'
        Info: 33: + IC(0.311 ns) + CELL(0.178 ns) = 24.691 ns; Loc. = LCCOMB_X42_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~82'
        Info: 34: + IC(0.491 ns) + CELL(0.322 ns) = 25.504 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~83'
        Info: 35: + IC(0.300 ns) + CELL(0.178 ns) = 25.982 ns; Loc. = LCCOMB_X42_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 36: + IC(0.297 ns) + CELL(0.178 ns) = 26.457 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[31]~29'
        Info: 37: + IC(0.322 ns) + CELL(0.455 ns) = 27.234 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 38: + IC(0.313 ns) + CELL(0.322 ns) = 27.869 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 3; COMB Node = 'comb~4'
        Info: 39: + IC(0.323 ns) + CELL(0.319 ns) = 28.511 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 2; COMB Node = 'comb~6'
        Info: 40: + IC(0.299 ns) + CELL(0.178 ns) = 28.988 ns; Loc. = LCCOMB_X42_Y32_N6; Fanout = 28; COMB Node = 'comb~7'
        Info: 41: + IC(1.186 ns) + CELL(0.758 ns) = 30.932 ns; Loc. = LCFF_X38_Y29_N3; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[0]'
        Info: Total cell delay = 11.702 ns ( 37.83 % )
        Info: Total interconnect delay = 19.230 ns ( 62.17 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.094 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.342 ns) + CELL(0.602 ns) = 3.094 ns; Loc. = LCFF_X38_Y29_N3; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[0]'
            Info: Total cell delay = 1.628 ns ( 52.62 % )
            Info: Total interconnect delay = 1.466 ns ( 47.38 % )
        Info: - Longest clock path from clock "clock" to source register is 3.096 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.344 ns) + CELL(0.602 ns) = 3.096 ns; Loc. = LCFF_X41_Y29_N27; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
            Info: Total cell delay = 1.628 ns ( 52.58 % )
            Info: Total interconnect delay = 1.468 ns ( 47.42 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is 1.896 ns
    Info: + Longest pin to register delay is 5.032 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(1.820 ns) + CELL(0.278 ns) = 3.124 ns; Loc. = LCCOMB_X43_Y29_N12; Fanout = 4; COMB Node = 'controlador:ctrl|state[1]~12'
        Info: 3: + IC(0.561 ns) + CELL(0.541 ns) = 4.226 ns; Loc. = LCCOMB_X44_Y29_N24; Fanout = 1; COMB Node = 'controlador:ctrl|state~22'
        Info: 4: + IC(0.532 ns) + CELL(0.178 ns) = 4.936 ns; Loc. = LCCOMB_X43_Y29_N16; Fanout = 1; COMB Node = 'controlador:ctrl|state~23'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.032 ns; Loc. = LCFF_X43_Y29_N17; Fanout = 40; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 2.119 ns ( 42.11 % )
        Info: Total interconnect delay = 2.913 ns ( 57.89 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.098 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.346 ns) + CELL(0.602 ns) = 3.098 ns; Loc. = LCFF_X43_Y29_N17; Fanout = 40; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 52.55 % )
        Info: Total interconnect delay = 1.470 ns ( 47.45 % )
Info: tco from clock "clock" to destination pin "Alu[28]" through register "Instr_Reg:inst_reg|Instr31_26[2]" is 37.279 ns
    Info: + Longest clock path from clock "clock" to source register is 3.096 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.344 ns) + CELL(0.602 ns) = 3.096 ns; Loc. = LCFF_X41_Y29_N27; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: Total cell delay = 1.628 ns ( 52.58 % )
        Info: Total interconnect delay = 1.468 ns ( 47.42 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 33.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y29_N27; Fanout = 14; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: 2: + IC(0.645 ns) + CELL(0.544 ns) = 1.189 ns; Loc. = LCCOMB_X40_Y29_N20; Fanout = 1; COMB Node = 'controlador:ctrl|Selector0~3'
        Info: 3: + IC(0.329 ns) + CELL(0.545 ns) = 2.063 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 3; COMB Node = 'controlador:ctrl|Selector0~4'
        Info: 4: + IC(0.851 ns) + CELL(0.521 ns) = 3.435 ns; Loc. = LCCOMB_X40_Y29_N16; Fanout = 2; COMB Node = 'controlador:ctrl|Selector8~4'
        Info: 5: + IC(0.318 ns) + CELL(0.322 ns) = 4.075 ns; Loc. = LCCOMB_X40_Y29_N4; Fanout = 1; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~6'
        Info: 6: + IC(0.305 ns) + CELL(0.322 ns) = 4.702 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 70; COMB Node = 'AluControl:AluControl|Mux1~1'
        Info: 7: + IC(0.934 ns) + CELL(0.322 ns) = 5.958 ns; Loc. = LCCOMB_X39_Y30_N8; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~1'
        Info: 8: + IC(0.310 ns) + CELL(0.521 ns) = 6.789 ns; Loc. = LCCOMB_X39_Y30_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~28'
        Info: 9: + IC(0.321 ns) + CELL(0.322 ns) = 7.432 ns; Loc. = LCCOMB_X39_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~30'
        Info: 10: + IC(0.317 ns) + CELL(0.322 ns) = 8.071 ns; Loc. = LCCOMB_X39_Y30_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~31'
        Info: 11: + IC(0.319 ns) + CELL(0.178 ns) = 8.568 ns; Loc. = LCCOMB_X39_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~32'
        Info: 12: + IC(0.302 ns) + CELL(0.521 ns) = 9.391 ns; Loc. = LCCOMB_X39_Y30_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~36'
        Info: 13: + IC(0.299 ns) + CELL(0.178 ns) = 9.868 ns; Loc. = LCCOMB_X39_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~37'
        Info: 14: + IC(0.311 ns) + CELL(0.178 ns) = 10.357 ns; Loc. = LCCOMB_X39_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~40'
        Info: 15: + IC(0.292 ns) + CELL(0.178 ns) = 10.827 ns; Loc. = LCCOMB_X39_Y30_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~41'
        Info: 16: + IC(0.881 ns) + CELL(0.178 ns) = 11.886 ns; Loc. = LCCOMB_X39_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~43'
        Info: 17: + IC(0.302 ns) + CELL(0.178 ns) = 12.366 ns; Loc. = LCCOMB_X39_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~44'
        Info: 18: + IC(0.309 ns) + CELL(0.178 ns) = 12.853 ns; Loc. = LCCOMB_X39_Y32_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~45'
        Info: 19: + IC(1.160 ns) + CELL(0.178 ns) = 14.191 ns; Loc. = LCCOMB_X39_Y33_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~46'
        Info: 20: + IC(0.297 ns) + CELL(0.178 ns) = 14.666 ns; Loc. = LCCOMB_X39_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~49'
        Info: 21: + IC(0.310 ns) + CELL(0.319 ns) = 15.295 ns; Loc. = LCCOMB_X39_Y33_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[16]~88'
        Info: 22: + IC(0.464 ns) + CELL(0.178 ns) = 15.937 ns; Loc. = LCCOMB_X40_Y33_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[16]~52'
        Info: 23: + IC(0.545 ns) + CELL(0.322 ns) = 16.804 ns; Loc. = LCCOMB_X39_Y33_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~62'
        Info: 24: + IC(0.822 ns) + CELL(0.178 ns) = 17.804 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~63'
        Info: 25: + IC(0.311 ns) + CELL(0.178 ns) = 18.293 ns; Loc. = LCCOMB_X41_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~68'
        Info: 26: + IC(0.919 ns) + CELL(0.319 ns) = 19.531 ns; Loc. = LCCOMB_X42_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~91'
        Info: 27: + IC(0.528 ns) + CELL(0.178 ns) = 20.237 ns; Loc. = LCCOMB_X41_Y31_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[22]~70'
        Info: 28: + IC(0.321 ns) + CELL(0.278 ns) = 20.836 ns; Loc. = LCCOMB_X41_Y31_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[24]~92'
        Info: 29: + IC(0.295 ns) + CELL(0.178 ns) = 21.309 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~74'
        Info: 30: + IC(0.942 ns) + CELL(0.322 ns) = 22.573 ns; Loc. = LCCOMB_X40_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~77'
        Info: 31: + IC(0.821 ns) + CELL(0.178 ns) = 23.572 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 32: + IC(0.308 ns) + CELL(0.322 ns) = 24.202 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~80'
        Info: 33: + IC(0.548 ns) + CELL(0.178 ns) = 24.928 ns; Loc. = LCCOMB_X43_Y32_N14; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~26'
        Info: 34: + IC(6.158 ns) + CELL(2.820 ns) = 33.906 ns; Loc. = PIN_N25; Fanout = 0; PIN Node = 'Alu[28]'
        Info: Total cell delay = 11.812 ns ( 34.84 % )
        Info: Total interconnect delay = 22.094 ns ( 65.16 % )
Info: th for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is -0.027 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.097 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.345 ns) + CELL(0.602 ns) = 3.097 ns; Loc. = LCFF_X42_Y29_N1; Fanout = 68; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 52.57 % )
        Info: Total interconnect delay = 1.469 ns ( 47.43 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.410 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(1.804 ns) + CELL(0.580 ns) = 3.410 ns; Loc. = LCFF_X42_Y29_N1; Fanout = 68; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.606 ns ( 47.10 % )
        Info: Total interconnect delay = 1.804 ns ( 52.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Mon Apr 23 10:55:07 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


