/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [4:0] _01_;
  reg [4:0] _02_;
  wire [7:0] _03_;
  wire [10:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [29:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _04_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= in_data[79:72];
  assign { _03_[7:5], celloutsig_0_26z[12], _03_[3:0] } = _04_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 9'h000;
    else _00_ <= in_data[143:135];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= { in_data[165:162], celloutsig_1_2z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 5'h00;
    else _02_ <= { 1'h1, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z };
  reg [3:0] _08_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 4'h0;
    else _08_ <= { celloutsig_1_15z[6:4], celloutsig_1_14z };
  assign out_data[131:128] = _08_;
  assign celloutsig_0_4z = { in_data[53:48], celloutsig_0_1z } == { _03_[6:5], celloutsig_0_26z[12], _03_[3:0] };
  assign celloutsig_1_3z = { in_data[186:174], _00_ } == in_data[170:149];
  assign celloutsig_1_5z = in_data[181:171] == { _00_[3:2], _00_ };
  assign celloutsig_1_8z = _01_[3:2] == { celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_13z = { _00_[5:4], celloutsig_1_8z, celloutsig_1_7z } == _01_[4:1];
  assign celloutsig_1_14z = { in_data[190:187], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_13z } == { in_data[151:145], celloutsig_1_12z };
  assign celloutsig_0_7z = _03_[2:0] == in_data[40:38];
  assign celloutsig_0_8z = { celloutsig_0_2z, _03_[7:5], celloutsig_0_26z[12], _03_[3:0] } == { celloutsig_0_5z[5], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_3z[3:0], celloutsig_0_12z, celloutsig_0_2z } == { celloutsig_0_3z[4:1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_3z == celloutsig_0_16z[4:0];
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_16z } == { celloutsig_0_10z[9:4], celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_16z[0], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_20z } == { celloutsig_0_10z[5:4], celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_26z[12], _03_[3:0], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_18z } == { _03_[7:5], celloutsig_0_26z[12], _03_[3:0] };
  assign celloutsig_0_2z = { in_data[42:41], celloutsig_0_1z } == _03_[7:5];
  assign celloutsig_0_29z = celloutsig_0_10z[5:3] == celloutsig_0_28z[4:2];
  assign celloutsig_0_3z = in_data[67:63] * { celloutsig_0_26z[12], _03_[3:0] };
  assign celloutsig_0_49z = { celloutsig_0_36z[10:5], celloutsig_0_8z } * celloutsig_0_28z[7:1];
  assign celloutsig_0_10z = { _03_[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z } * { celloutsig_0_5z[12:9], 1'h1, celloutsig_0_5z[7:4], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z } * { _03_[2], celloutsig_0_3z };
  assign celloutsig_0_20z = { _03_[3:0], celloutsig_0_15z } * celloutsig_0_3z;
  assign celloutsig_0_34z = celloutsig_0_12z * { celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_0_47z = ^ celloutsig_0_34z;
  assign celloutsig_0_50z = ^ { celloutsig_0_36z[3:1], celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_47z, celloutsig_0_47z, celloutsig_0_21z, celloutsig_0_44z[7:3], celloutsig_0_12z[1], celloutsig_0_44z[1:0] };
  assign celloutsig_1_2z = ^ in_data[181:150];
  assign celloutsig_1_7z = ^ in_data[186:180];
  assign celloutsig_1_9z = ^ { _00_[7:5], celloutsig_1_8z };
  assign celloutsig_1_10z = ^ { 3'h7, celloutsig_1_9z };
  assign celloutsig_1_12z = ^ { _01_[1], celloutsig_1_5z, celloutsig_1_5z, _01_, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_6z = ^ in_data[21:7];
  assign celloutsig_0_9z = ^ { celloutsig_0_5z[6], celloutsig_0_3z, celloutsig_0_5z[18:9], 1'h1, celloutsig_0_5z[7:0], celloutsig_0_2z };
  assign celloutsig_0_13z = ^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_15z = ^ in_data[31:23];
  assign celloutsig_0_1z = ^ in_data[51:48];
  assign celloutsig_0_21z = ^ celloutsig_0_3z[4:2];
  assign celloutsig_0_22z = ^ { celloutsig_0_10z[8:3], celloutsig_0_5z[18:9], 1'h1, celloutsig_0_5z[7:0] };
  assign celloutsig_0_30z = ^ { celloutsig_0_27z[3:1], 1'h1 };
  assign celloutsig_0_36z = celloutsig_0_10z ~^ { in_data[71:66], celloutsig_0_20z };
  assign celloutsig_1_19z = { celloutsig_1_15z[6:4], celloutsig_1_9z, _02_ } ~^ celloutsig_1_15z[9:1];
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z } ~^ { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_28z = { _03_[7:5], celloutsig_0_26z[12], _03_[3:0] } ~^ { celloutsig_0_12z[2], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_2z };
  assign { celloutsig_0_5z[7:0], celloutsig_0_5z[18:9] } = { _03_[7:5], celloutsig_0_26z[12], _03_[3:0], in_data[37:28] } ~^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, in_data[89], celloutsig_0_1z, _03_[7:5], celloutsig_0_26z[12], _03_[3:0] };
  assign { celloutsig_0_27z[6:3], celloutsig_0_27z[1], celloutsig_0_27z[2] } = { celloutsig_0_20z[4:1], celloutsig_0_8z, celloutsig_0_1z } ~^ { celloutsig_0_5z[11:9], celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_1_15z[29:1] = in_data[178:150] ~^ { in_data[156:130], celloutsig_1_8z, celloutsig_1_12z };
  assign { celloutsig_0_26z[11], celloutsig_0_26z[15:13], celloutsig_0_26z[0], celloutsig_0_26z[8], celloutsig_0_26z[1], celloutsig_0_26z[7:2], celloutsig_0_26z[10] } = { celloutsig_0_5z[7], celloutsig_0_5z[11:9], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_2z } ~^ { _03_[3], _03_[7:5], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_20z, _03_[2] };
  assign { celloutsig_0_44z[7:5], celloutsig_0_44z[0], celloutsig_0_44z[3], celloutsig_0_44z[1], celloutsig_0_44z[4] } = { celloutsig_0_28z[4:2], celloutsig_0_18z, celloutsig_0_12z[2], celloutsig_0_12z[0], celloutsig_0_8z } ~^ { celloutsig_0_26z[14:12], celloutsig_0_17z, celloutsig_0_26z[10], celloutsig_0_26z[8], celloutsig_0_26z[11] };
  assign _03_[4] = celloutsig_0_26z[12];
  assign celloutsig_0_26z[9] = 1'h1;
  assign celloutsig_0_27z[0] = 1'h1;
  assign celloutsig_0_44z[2] = celloutsig_0_12z[1];
  assign celloutsig_0_5z[8] = 1'h1;
  assign celloutsig_1_15z[0] = 1'h1;
  assign { out_data[104:96], out_data[38:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
