INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:42:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.206ns (20.554%)  route 4.661ns (79.446%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2430, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X39Y106        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[1]/Q
                         net (fo=15, routed)          0.859     1.583    lsq1/handshake_lsq_lsq1_core/stq_addr_8_q[1]
    SLICE_X55Y110        LUT6 (Prop_lut6_I4_O)        0.043     1.626 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_426/O
                         net (fo=1, routed)           0.000     1.626    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_426_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.877 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_271/CO[3]
                         net (fo=7, routed)           0.721     2.598    lsq1/handshake_lsq_lsq1_core/p_9_in726_in
    SLICE_X47Y114        LUT5 (Prop_lut5_I1_O)        0.043     2.641 r  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q[31]_i_66/O
                         net (fo=1, routed)           0.000     2.641    lsq1/handshake_lsq_lsq1_core/ldq_data_6_q[31]_i_66_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.898 r  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.898    lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[31]_i_26_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     3.002 f  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[31]_i_21/O[0]
                         net (fo=1, routed)           0.663     3.665    lsq1/handshake_lsq_lsq1_core/TEMP_96_double_out1[8]
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.120     3.785 r  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q[31]_i_29/O
                         net (fo=33, routed)          0.695     4.480    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_6_5
    SLICE_X23Y117        LUT6 (Prop_lut6_I0_O)        0.043     4.523 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_6_q_i_20/O
                         net (fo=1, routed)           0.224     4.747    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_6[5]
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.043     4.790 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_6_q_i_8/O
                         net (fo=1, routed)           0.419     5.208    lsq1/handshake_lsq_lsq1_core/ldq_issue_6_q_i_8_n_0
    SLICE_X21Y119        LUT6 (Prop_lut6_I5_O)        0.043     5.251 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_6_q_i_2/O
                         net (fo=2, routed)           0.093     5.345    lsq1/handshake_lsq_lsq1_core/p_364_in
    SLICE_X21Y119        LUT6 (Prop_lut6_I0_O)        0.043     5.388 r  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q[31]_i_1/O
                         net (fo=33, routed)          0.988     6.375    lsq1/handshake_lsq_lsq1_core/p_49_in
    SLICE_X37Y139        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2430, unset)         0.483     3.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y139        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[12]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X37Y139        FDRE (Setup_fdre_C_CE)      -0.194     3.453    lsq1/handshake_lsq_lsq1_core/ldq_data_6_q_reg[12]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 -2.922    




