v {xschem version=3.4.6RC file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
L 4 65 -490 65 -230 {}
L 4 1805 -490 1805 -230 {}
L 4 65 -490 1805 -490 {}
L 4 65 -230 1805 -230 {}
L 4 65 -50 1045 -50 {}
L 4 65 -210 65 -50 {}
L 4 1045 -210 1045 -50 {}
L 4 65 -830 1245 -830 {}
L 4 65 -830 65 -520 {}
L 4 65 -520 1245 -520 {}
L 4 1245 -830 1245 -520 {}
L 4 65 -210 1045 -210 {}
T {counter} 75 -480 0 0 0.4 0.4 {}
T {Reset Circuit} 895 -200 0 0 0.4 0.4 {}
T {Sample Clock Output} 1015 -820 0 0 0.4 0.4 {}
N 150 -945 190 -945 {lab=clk_sample}
N 150 -1045 190 -1045 {lab=clk_sar}
N 430 -945 470 -945 {lab=vss}
N 430 -915 470 -915 {lab=vdd}
N 440 -1045 480 -1045 {lab=clk}
N 150 -1015 190 -1015 {lab=clk_sar_b}
N 150 -915 190 -915 {lab=clk_sample_b}
N 440 -1010 480 -1010 {lab=reset_n}
N 235 -660 265 -660 {lab=d3}
N 235 -700 265 -700 {lab=#net1}
N 235 -780 265 -780 {lab=#net2}
N 235 -740 265 -740 {lab=d1}
N 205 -360 225 -360 {lab=clk}
N 115 -410 205 -410 {lab=clk}
N 425 -320 445 -320 {lab=d0}
N 425 -360 425 -320 {lab=d0}
N 405 -360 425 -360 {lab=d0}
N 435 -360 445 -360 {lab=d1}
N 405 -340 415 -340 {lab=#net3}
N 415 -340 415 -300 {lab=#net3}
N 205 -340 205 -300 {lab=#net3}
N 215 -320 225 -320 {lab=rst}
N 215 -320 215 -280 {lab=rst}
N 205 -340 225 -340 {lab=#net3}
N 205 -300 415 -300 {lab=#net3}
N 565 -360 585 -360 {lab=clk}
N 565 -340 585 -340 {lab=#net4}
N 205 -410 565 -410 {lab=clk}
N 435 -390 435 -360 {lab=d1}
N 435 -390 775 -390 {lab=d1}
N 575 -320 585 -320 {lab=rst}
N 575 -320 575 -280 {lab=rst}
N 565 -410 565 -360 {lab=clk}
N 205 -410 205 -360 {lab=clk}
N 785 -320 795 -320 {lab=d0}
N 765 -360 795 -360 {lab=d1}
N 775 -390 775 -360 {lab=d1}
N 1035 -360 1045 -360 {lab=#net5}
N 1045 -360 1045 -340 {lab=#net5}
N 1065 -320 1075 -320 {lab=rst}
N 1065 -320 1065 -280 {lab=rst}
N 1055 -360 1075 -360 {lab=clk}
N 565 -410 1055 -410 {lab=clk}
N 1055 -410 1055 -360 {lab=clk}
N 1045 -340 1075 -340 {lab=#net5}
N 895 -380 915 -380 {lab=d2}
N 895 -400 895 -380 {lab=d2}
N 895 -400 1275 -400 {lab=d2}
N 1275 -400 1275 -360 {lab=d2}
N 1255 -360 1275 -360 {lab=d2}
N 425 -450 425 -360 {lab=d0}
N 775 -450 775 -390 {lab=d1}
N 1275 -450 1275 -400 {lab=d2}
N 1535 -360 1545 -360 {lab=#net6}
N 1545 -360 1545 -340 {lab=#net6}
N 1565 -320 1575 -320 {lab=rst}
N 1565 -320 1565 -280 {lab=rst}
N 1555 -360 1575 -360 {lab=clk}
N 1555 -410 1555 -360 {lab=clk}
N 1545 -340 1575 -340 {lab=#net6}
N 1395 -380 1415 -380 {lab=d3}
N 1395 -400 1395 -380 {lab=d3}
N 1395 -400 1775 -400 {lab=d3}
N 1775 -400 1775 -360 {lab=d3}
N 1755 -360 1775 -360 {lab=d3}
N 1775 -450 1775 -400 {lab=d3}
N 1275 -360 1295 -360 {lab=d2}
N 1055 -410 1555 -410 {lab=clk}
N 1275 -320 1295 -320 {lab=#net7}
N 915 -340 915 -290 {lab=#net7}
N 915 -290 1275 -290 {lab=#net7}
N 1275 -320 1275 -290 {lab=#net7}
N 125 -780 155 -780 {lab=d0}
N 125 -660 235 -660 {lab=d3}
N 125 -700 155 -700 {lab=d2}
N 125 -740 235 -740 {lab=d1}
N 945 -140 985 -140 {lab=d1}
N 945 -100 985 -100 {lab=d3}
N 385 -140 445 -140 {lab=#net8}
N 625 -140 655 -140 {lab=clk}
N 625 -120 825 -120 {lab=#net9}
N 465 -85 495 -85 {lab=reset_n}
N 355 -85 385 -85 {lab=#net10}
N 355 -125 385 -125 {lab=#net8}
N 385 -140 385 -125 {lab=#net8}
N 215 -105 235 -105 {lab=#net11}
N 115 -105 135 -105 {lab=rst}
N 385 -720 405 -720 {lab=clk_sample}
N 1480 -760 1550 -760 {lab=clk_sample}
N 1480 -720 1550 -720 {lab=reset_n}
N 1480 -740 1550 -740 {lab=vdd}
N 1730 -760 1800 -760 {lab=logic_enable}
N 1945 -900 1985 -900 {lab=#net12}
N 1505 -900 1535 -900 {lab=clk}
N 1615 -900 1645 -900 {lab=clk}
N 1505 -860 1645 -860 {lab=clk_sample_b}
N 1800 -840 1800 -760 {lab=logic_enable}
N 1800 -840 1865 -840 {lab=logic_enable}
N 1765 -880 1865 -880 {lab=#net13}
N 1965 -820 1985 -820 {lab=#net12}
N 1965 -900 1965 -820 {lab=#net12}
N 1535 -900 1615 -900 {lab=clk}
N 550 -560 580 -560 {lab=d3}
N 550 -600 580 -600 {lab=#net15}
N 550 -680 580 -680 {lab=#net16}
N 550 -640 580 -640 {lab=d1}
N 440 -680 470 -680 {lab=d0}
N 440 -560 550 -560 {lab=d3}
N 440 -600 470 -600 {lab=d2}
N 440 -640 550 -640 {lab=d1}
N 700 -620 720 -620 {lab=#net17}
N 720 -620 800 -620 {lab=#net17}
C {opin.sym} 190 -1045 0 0 {name=p1 lab=clk_sar}
C {opin.sym} 190 -945 0 0 {name=p2 lab=clk_sample}
C {lab_pin.sym} 150 -1045 2 1 {name=p3 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 150 -945 2 1 {name=p5 sig_type=std_logic lab=clk_sample
}
C {ipin.sym} 440 -1045 0 0 {name=p6 lab=clk}
C {iopin.sym} 470 -945 0 0 {name=p7 lab=vss}
C {lab_pin.sym} 430 -945 2 1 {name=p8 sig_type=std_logic lab=vss
}
C {iopin.sym} 470 -915 0 0 {name=p9 lab=vdd}
C {lab_pin.sym} 430 -915 2 1 {name=p10 sig_type=std_logic lab=vdd
}
C {lab_pin.sym} 480 -1045 2 0 {name=p25 sig_type=std_logic lab=clk
}
C {opin.sym} 190 -1015 0 0 {name=p30 lab=clk_sar_b}
C {lab_pin.sym} 150 -1015 2 1 {name=p32 sig_type=std_logic lab=clk_sar_b
}
C {opin.sym} 190 -915 0 0 {name=p36 lab=clk_sample_b}
C {lab_pin.sym} 150 -915 2 1 {name=p37 sig_type=std_logic lab=clk_sample_b
}
C {ipin.sym} 440 -1010 0 0 {name=p41 lab=reset_n}
C {lab_pin.sym} 480 -1010 2 0 {name=p42 sig_type=std_logic lab=reset_n
}
C {lab_pin.sym} 405 -720 2 0 {name=p45 sig_type=std_logic lab=clk_sample
}
C {sky130_stdcells/and4_2.sym} 325 -720 0 0 {name=x8 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 315 -340 0 0 {name=x14 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 505 -340 0 0 {name=x15 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 675 -340 0 0 {name=x16 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 115 -410 0 0 {name=p47 sig_type=std_logic lab=clk
}
C {lab_pin.sym} 215 -280 3 0 {name=p48 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 575 -280 3 0 {name=p49 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 855 -340 0 0 {name=x17 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 425 -450 1 0 {name=p50 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 775 -450 1 0 {name=p51 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 785 -320 0 0 {name=p52 sig_type=std_logic lab=d0
}
C {sky130_stdcells/xor2_1.sym} 975 -360 0 0 {name=x18 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1065 -280 3 0 {name=p53 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1275 -450 1 0 {name=p54 sig_type=std_logic lab=d2
}
C {sky130_stdcells/and2_1.sym} 1355 -340 0 0 {name=x20 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 1475 -360 0 0 {name=x21 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1565 -280 3 0 {name=p55 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1775 -450 1 0 {name=p56 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfrbp_2.sym} 1165 -340 0 0 {name=x19 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 1665 -340 0 0 {name=x22 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 125 -780 0 0 {name=p57 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 125 -740 0 0 {name=p58 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 125 -700 0 0 {name=p59 sig_type=std_logic lab=d2
}
C {lab_pin.sym} 125 -660 0 0 {name=p60 sig_type=std_logic lab=d3
}
C {sky130_stdcells/inv_1.sym} 195 -780 0 0 {name=x23 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 195 -700 0 0 {name=x25 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 115 -105 0 0 {name=p61 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 885 -120 0 1 {name=x24 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 985 -140 2 0 {name=p62 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 985 -100 2 0 {name=p63 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfxbp_2.sym} 535 -130 0 1 {name=x27 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 655 -140 2 0 {name=p64 sig_type=std_logic lab=clk
}
C {sky130_stdcells/xor2_1.sym} 295 -105 2 0 {name=x9 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 495 -85 2 0 {name=p68 sig_type=std_logic lab=reset_n
}
C {sky130_stdcells/inv_1.sym} 425 -85 2 0 {name=x10 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 175 -105 2 0 {name=x11 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1000 -600 2 0 {name=p4 sig_type=std_logic lab=clk_sample_b
}
C {sky130_stdcells/inv_1.sym} 960 -600 0 0 {name=x12 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 1640 -740 0 0 {name=x6 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1480 -760 0 0 {name=p11 sig_type=std_logic lab=clk_sample
}
C {lab_pin.sym} 1480 -720 0 0 {name=p12 sig_type=std_logic lab=reset_n
}
C {lab_pin.sym} 1800 -760 3 0 {name=p13 sig_type=std_logic lab=logic_enable
}
C {devices/lab_pin.sym} 1480 -740 0 0 {name=p14 lab=vdd}
C {sky130_stdcells/mux2_1.sym} 1905 -900 0 0 {name=x43 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1865 -920 0 0 {name=p74 lab=vss}
C {lab_pin.sym} 2145 -820 2 0 {name=p15 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 1505 -900 0 0 {name=p16 sig_type=std_logic lab=clk
}
C {lab_pin.sym} 1505 -860 0 0 {name=p17 sig_type=std_logic lab=clk_sample_b
}
C {sky130_stdcells/and2_1.sym} 1705 -880 0 0 {name=x13 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 2065 -900 2 0 {name=p21 sig_type=std_logic lab=clk_sar_b
}
C {sky130_stdcells/inv_1.sym} 2025 -820 0 0 {name=x1 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 2025 -900 0 0 {name=x3 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 2105 -820 0 0 {name=x32 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 800 -580 0 0 {name=p18 sig_type=std_logic lab=logic_enable
}
C {sky130_stdcells/and2_1.sym} 860 -600 0 0 {name=x29 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/and4_2.sym} 640 -620 0 0 {name=x2 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 440 -680 0 0 {name=p71 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 440 -640 0 0 {name=p76 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 440 -600 0 0 {name=p77 sig_type=std_logic lab=d2
}
C {lab_pin.sym} 440 -560 0 0 {name=p78 sig_type=std_logic lab=d3
}
C {sky130_stdcells/inv_1.sym} 510 -680 0 0 {name=x4 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 510 -600 0 0 {name=x7 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
