
---------- Begin Simulation Statistics ----------
final_tick                                95325246500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692072                       # Number of bytes of host memory used
host_op_rate                                   358418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   279.55                       # Real time elapsed on the host
host_tick_rate                              340992929                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095325                       # Number of seconds simulated
sim_ticks                                 95325246500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708430                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093543                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099665                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725340                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475042                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65321                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.906505                       # CPI: cycles per instruction
system.cpu.discardedOps                        190509                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606817                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399520                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999357                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        57280640                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.524520                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        190650493                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133369853                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       365763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        765061                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       826884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1656636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7743                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       243485                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122272                       # Transaction distribution
system.membus.trans_dist::ReadExReq            249477                       # Transaction distribution
system.membus.trans_dist::ReadExResp           249477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1164365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1164365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20569248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20569248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            399304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  399304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              399304                       # Request fanout histogram
system.membus.respLayer1.occupancy         1351961250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1349030500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            484594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       928607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          267143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1167                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       483427                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2483711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48438176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48486528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          369212                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7791520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1198966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1191096     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7862      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1198966                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1171051000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828579997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1167000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               430361                       # number of demand (read+write) hits
system.l2.demand_hits::total                   430431                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              430361                       # number of overall hits
system.l2.overall_hits::total                  430431                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             398211                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399308                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1097                       # number of overall misses
system.l2.overall_misses::.cpu.data            398211                       # number of overall misses
system.l2.overall_misses::total                399308                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33151018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33235212500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84194500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33151018000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33235212500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           828572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               829739                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          828572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              829739                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.480599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.481245                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.480599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.481245                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76749.772106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83249.880089                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83232.022649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76749.772106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83249.880089                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83232.022649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              243485                       # number of writebacks
system.l2.writebacks::total                    243485                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        398208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       398208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     73224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29168531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29241755500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     73224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29168531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29241755500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.480596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.481242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.480596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.481242                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66749.772106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73249.485194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73231.628705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66749.772106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73249.485194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73231.628705                       # average overall mshr miss latency
system.l2.replacements                         369212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       685122                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           685122                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       685122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       685122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          337                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             95667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95667                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          249478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              249478                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  21214293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21214293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.722821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.722821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85034.724505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85034.724505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       249478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         249478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18719523000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18719523000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.722821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.722821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75034.764588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75034.764588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84194500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84194500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76749.772106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76749.772106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66749.772106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66749.772106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        334694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            334694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       148733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11936725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11936725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       483427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        483427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.307664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.307664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80256.062878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80256.062878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       148730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10449008000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10449008000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.307658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.307658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70254.877967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70254.877967                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31914.293645                       # Cycle average of tags in use
system.l2.tags.total_refs                     1652219                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    401995                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.110049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     152.063948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.302955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31670.926741                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973947                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3715017                       # Number of tag accesses
system.l2.tags.data_accesses                  3715017                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12742624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12777728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7791520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7791520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          398207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       243485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             243485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            368255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         133675227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134043482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       368255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           368255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       81736164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81736164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       81736164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           368255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        133675227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215779647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    192004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    398120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005942654750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1052869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180890                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     243485                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   243485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51481                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5298051000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1996085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12783369750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13271.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32021.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   261725                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99606                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                399304                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               243485                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  325618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       229858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.606113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.887449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.917035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166126     72.27%     72.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30575     13.30%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5755      2.50%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2190      0.95%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9663      4.20%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          992      0.43%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          836      0.36%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1628      0.71%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12093      5.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       229858                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.070895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.612524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.362639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11220     98.57%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           74      0.65%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           10      0.09%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.04%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           61      0.54%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.865765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.832100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6731     59.13%     59.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      1.54%     60.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3775     33.16%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              679      5.97%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.19%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25549888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12286912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12777728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7791520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       268.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   95325164000                       # Total gap between requests
system.mem_ctrls.avgGap                     148299.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12739840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6143456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368255.014163535379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 133646022.095521152020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64447313.021110311151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       398207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       243485                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28331500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12755038250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2290323473250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25826.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32031.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9406425.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            812232120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            431688840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1416268980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          497074500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7524422880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28860220050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12301551840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51843459210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.858643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31652472750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3182920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60489853750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            829032540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            440622270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1434140400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          505076760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7524422880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29689669800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11603067840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52026032490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.773910                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29838421500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3182920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62303905000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13343083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13343083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13343083                       # number of overall hits
system.cpu.icache.overall_hits::total        13343083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1167                       # number of overall misses
system.cpu.icache.overall_misses::total          1167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     87870500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87870500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     87870500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87870500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75296.058269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75296.058269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75296.058269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75296.058269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          344                       # number of writebacks
system.cpu.icache.writebacks::total               344                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86703500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86703500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74296.058269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74296.058269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74296.058269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74296.058269                       # average overall mshr miss latency
system.cpu.icache.replacements                    344                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13343083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13343083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87870500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87870500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75296.058269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75296.058269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74296.058269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74296.058269                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.967046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11434.661525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.967046                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.609343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.609343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26689667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26689667                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51160512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51160512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51160928                       # number of overall hits
system.cpu.dcache.overall_hits::total        51160928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       944735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         944735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       952737                       # number of overall misses
system.cpu.dcache.overall_misses::total        952737                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44952890000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44952890000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44952890000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44952890000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52105247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52105247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52113665                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52113665                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47582.539019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47582.539019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47182.895175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47182.895175                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5949                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                80                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.362500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       685122                       # number of writebacks
system.cpu.dcache.writebacks::total            685122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       820584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       820584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       828586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       828586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38282875000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38282875000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38914726499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38914726499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015749                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015749                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46653.206741                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46653.206741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46965.223283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46965.223283                       # average overall mshr miss latency
system.cpu.dcache.replacements                 826538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40675794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40675794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       479335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        479335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16344788000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16344788000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41155129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41155129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34098.882827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34098.882827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       475424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       475424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15545360500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15545360500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32697.887570                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32697.887570                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10484718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10484718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       465400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       465400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28608102000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28608102000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61469.922647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61469.922647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       120240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120240                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22737514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22737514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65875.288272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65875.288272                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    631851499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    631851499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78961.696951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78961.696951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2016.925579                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51989589                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            828586                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.744952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2016.925579                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105056068                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105056068                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95325246500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
