#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000199a4b2a7b0 .scope module, "Sistema_ULA_tb" "Sistema_ULA_tb" 2 3;
 .timescale -9 -12;
P_00000199a4afd0d0 .param/l "CLK_PERIOD" 0 2 16, +C4<00000000000000000000000000001010>;
v00000199a4b7f960_0 .net "FINAL_LED_NEG", 0 0, v00000199a4b7de10_0;  1 drivers
v00000199a4b809a0_0 .net "FINAL_LED_OVERFLOW", 0 0, v00000199a4b7eb30_0;  1 drivers
v00000199a4b7f820_0 .net "FINAL_LED_ZERO", 0 0, v00000199a4b7e1d0_0;  1 drivers
v00000199a4b80180_0 .net "FINAL_RESULT", 5 0, v00000199a4b7dcd0_0;  1 drivers
v00000199a4b80040_0 .var "clk", 0 0;
v00000199a4b7f500_0 .var "push_button", 0 0;
v00000199a4b7eec0_0 .var "reset", 0 0;
v00000199a4b7f460_0 .var "switches", 2 0;
S_00000199a4b2c1c0 .scope module, "dut" "Sistema_ULA" 2 19, 3 4 0, S_00000199a4b2a7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push_button";
    .port_info 3 /INPUT 3 "switches";
    .port_info 4 /OUTPUT 6 "FINAL_RESULT";
    .port_info 5 /OUTPUT 1 "FINAL_LED_ZERO";
    .port_info 6 /OUTPUT 1 "FINAL_LED_NEG";
    .port_info 7 /OUTPUT 1 "FINAL_LED_OVERFLOW";
v00000199a4b7dff0_0 .net "A_w", 2 0, v00000199a4b28f20_0;  1 drivers
v00000199a4b7ebd0_0 .net "B_w", 2 0, v00000199a4ad3550_0;  1 drivers
v00000199a4b7de10_0 .var "FINAL_LED_NEG", 0 0;
v00000199a4b7eb30_0 .var "FINAL_LED_OVERFLOW", 0 0;
v00000199a4b7e1d0_0 .var "FINAL_LED_ZERO", 0 0;
v00000199a4b7dcd0_0 .var "FINAL_RESULT", 5 0;
v00000199a4b7e270_0 .net "OP_w", 2 0, v00000199a4b2c4e0_0;  1 drivers
v00000199a4b7deb0_0 .net "clear_w", 0 0, v00000199a4b04f70_0;  1 drivers
v00000199a4b7df50_0 .net "clk", 0 0, v00000199a4b80040_0;  1 drivers
v00000199a4b7e090_0 .net "neg_w", 0 0, v00000199a4b7e8b0_0;  1 drivers
v00000199a4b80860_0 .net "ovf_w", 0 0, v00000199a4b7e630_0;  1 drivers
v00000199a4b7f140_0 .net "push_button", 0 0, v00000199a4b7f500_0;  1 drivers
v00000199a4b7fc80_0 .net "res_w", 5 0, v00000199a4b7ea90_0;  1 drivers
v00000199a4b80900_0 .net "reset", 0 0, v00000199a4b7eec0_0;  1 drivers
v00000199a4b7ff00_0 .net "start_w", 0 0, v00000199a4b7e4f0_0;  1 drivers
v00000199a4b7ee20_0 .net "switches", 2 0, v00000199a4b7f460_0;  1 drivers
v00000199a4b800e0_0 .net "zero_w", 0 0, v00000199a4b7e810_0;  1 drivers
S_00000199a4b2c350 .scope module, "ctrl" "PB_Controller" 3 16, 4 1 0, S_00000199a4b2c1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push_button";
    .port_info 3 /INPUT 3 "switches";
    .port_info 4 /OUTPUT 3 "A_out";
    .port_info 5 /OUTPUT 3 "B_out";
    .port_info 6 /OUTPUT 3 "OP_out";
    .port_info 7 /OUTPUT 1 "start_op";
    .port_info 8 /OUTPUT 1 "LEDs_clear";
L_00000199a4b1d9c0 .functor NOT 1, v00000199a4b7e6d0_0, C4<0>, C4<0>, C4<0>;
L_00000199a4b1d640 .functor AND 1, v00000199a4b7f500_0, L_00000199a4b1d9c0, C4<1>, C4<1>;
v00000199a4b28f20_0 .var "A_out", 2 0;
v00000199a4ad3550_0 .var "B_out", 2 0;
v00000199a4b04f70_0 .var "LEDs_clear", 0 0;
v00000199a4b2c4e0_0 .var "OP_out", 2 0;
v00000199a4b01ca0_0 .net *"_ivl_0", 0 0, L_00000199a4b1d9c0;  1 drivers
v00000199a4b03900_0 .net "clk", 0 0, v00000199a4b80040_0;  alias, 1 drivers
v00000199a4b7e310_0 .net "pb_edge", 0 0, L_00000199a4b1d640;  1 drivers
v00000199a4b7e6d0_0 .var "pb_reg", 0 0;
v00000199a4b7e950_0 .net "push_button", 0 0, v00000199a4b7f500_0;  alias, 1 drivers
v00000199a4b7e130_0 .net "reset", 0 0, v00000199a4b7eec0_0;  alias, 1 drivers
v00000199a4b7e4f0_0 .var "start_op", 0 0;
v00000199a4b7e590_0 .var "state", 2 0;
v00000199a4b7e3b0_0 .net "switches", 2 0, v00000199a4b7f460_0;  alias, 1 drivers
E_00000199a4afe090 .event posedge, v00000199a4b7e130_0, v00000199a4b03900_0;
S_00000199a4b17720 .scope module, "ula" "ULA_3BIT" 3 22, 5 1 0, S_00000199a4b2c1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 3 "OP";
    .port_info 3 /OUTPUT 6 "RESULT";
    .port_info 4 /OUTPUT 1 "LED_ZERO";
    .port_info 5 /OUTPUT 1 "LED_NEG";
    .port_info 6 /OUTPUT 1 "LED_OVERFLOW";
v00000199a4b7e450_0 .net "A", 2 0, v00000199a4b28f20_0;  alias, 1 drivers
v00000199a4b7e770_0 .net "B", 2 0, v00000199a4ad3550_0;  alias, 1 drivers
v00000199a4b7e8b0_0 .var "LED_NEG", 0 0;
v00000199a4b7e630_0 .var "LED_OVERFLOW", 0 0;
v00000199a4b7e810_0 .var "LED_ZERO", 0 0;
v00000199a4b7e9f0_0 .net "OP", 2 0, v00000199a4b2c4e0_0;  alias, 1 drivers
v00000199a4b7ea90_0 .var "RESULT", 5 0;
v00000199a4b7dd70_0 .var "res_temp", 5 0;
E_00000199a4afd110 .event anyedge, v00000199a4b2c4e0_0, v00000199a4b28f20_0, v00000199a4ad3550_0, v00000199a4b7dd70_0;
S_00000199a4b178b0 .scope task, "run_full_op" "run_full_op" 2 49, 2 49 0, S_00000199a4b2a7b0;
 .timescale -9 -12;
v00000199a4b7f1e0_0 .var "op_code", 2 0;
v00000199a4b7f280_0 .var "val_a", 2 0;
v00000199a4b7ffa0_0 .var "val_b", 2 0;
TD_Sistema_ULA_tb.run_full_op ;
    %fork TD_Sistema_ULA_tb.simulate_button_press, S_00000199a4b0a2d0;
    %join;
    %load/vec4 v00000199a4b7f280_0;
    %store/vec4 v00000199a4b7f460_0, 0, 3;
    %fork TD_Sistema_ULA_tb.simulate_button_press, S_00000199a4b0a2d0;
    %join;
    %load/vec4 v00000199a4b7ffa0_0;
    %store/vec4 v00000199a4b7f460_0, 0, 3;
    %fork TD_Sistema_ULA_tb.simulate_button_press, S_00000199a4b0a2d0;
    %join;
    %load/vec4 v00000199a4b7f1e0_0;
    %store/vec4 v00000199a4b7f460_0, 0, 3;
    %fork TD_Sistema_ULA_tb.simulate_button_press, S_00000199a4b0a2d0;
    %join;
    %fork TD_Sistema_ULA_tb.simulate_button_press, S_00000199a4b0a2d0;
    %join;
    %delay 10000, 0;
    %fork TD_Sistema_ULA_tb.simulate_button_press, S_00000199a4b0a2d0;
    %join;
    %end;
S_00000199a4b0a2d0 .scope task, "simulate_button_press" "simulate_button_press" 2 37, 2 37 0, S_00000199a4b2a7b0;
 .timescale -9 -12;
E_00000199a4afd390 .event negedge, v00000199a4b03900_0;
TD_Sistema_ULA_tb.simulate_button_press ;
    %wait E_00000199a4afd390;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199a4b7f500_0, 0, 1;
    %delay 20000, 0;
    %wait E_00000199a4afd390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199a4b7f500_0, 0, 1;
    %delay 20000, 0;
    %end;
    .scope S_00000199a4b2c350;
T_2 ;
    %wait E_00000199a4afe090;
    %load/vec4 v00000199a4b7e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b7e6d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b28f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4ad3550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b2c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b7e4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199a4b04f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000199a4b7e950_0;
    %assign/vec4 v00000199a4b7e6d0_0, 0;
    %load/vec4 v00000199a4b7e310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000199a4b7e590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b28f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4ad3550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b2c4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199a4b04f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b7e4f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v00000199a4b7e3b0_0;
    %assign/vec4 v00000199a4b28f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b04f70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v00000199a4b7e3b0_0;
    %assign/vec4 v00000199a4ad3550_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v00000199a4b7e3b0_0;
    %assign/vec4 v00000199a4b2c4e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199a4b7e4f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b7e4f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000199a4b7e590_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b7e4f0_0, 0;
    %load/vec4 v00000199a4b7e590_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000199a4b04f70_0, 0;
T_2.12 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000199a4b17720;
T_3 ;
    %wait E_00000199a4afd110;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199a4b7e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199a4b7e8b0_0, 0, 1;
    %load/vec4 v00000199a4b7e9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v00000199a4b7e450_0;
    %pad/u 6;
    %load/vec4 v00000199a4b7e770_0;
    %pad/u 6;
    %add;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %load/vec4 v00000199a4b7dd70_0;
    %parti/s 1, 3, 3;
    %store/vec4 v00000199a4b7e630_0, 0, 1;
    %load/vec4 v00000199a4b7dd70_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000199a4b7e8b0_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v00000199a4b7e450_0;
    %pad/u 6;
    %load/vec4 v00000199a4b7e770_0;
    %pad/u 6;
    %sub;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %load/vec4 v00000199a4b7e450_0;
    %load/vec4 v00000199a4b7e770_0;
    %cmp/u;
    %jmp/0xz  T_3.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199a4b7e8b0_0, 0, 1;
T_3.10 ;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v00000199a4b7e450_0;
    %pad/u 6;
    %load/vec4 v00000199a4b7e770_0;
    %pad/u 6;
    %mul;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v00000199a4b7e770_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199a4b7e630_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000199a4b7e450_0;
    %pad/u 6;
    %load/vec4 v00000199a4b7e770_0;
    %pad/u 6;
    %div;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
T_3.13 ;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000199a4b7e450_0;
    %load/vec4 v00000199a4b7e770_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000199a4b7e450_0;
    %load/vec4 v00000199a4b7e770_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000199a4b7e450_0;
    %load/vec4 v00000199a4b7e770_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000199a4b7dd70_0, 0, 6;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v00000199a4b7dd70_0;
    %store/vec4 v00000199a4b7ea90_0, 0, 6;
    %load/vec4 v00000199a4b7dd70_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000199a4b7e810_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000199a4b2c1c0;
T_4 ;
    %wait E_00000199a4afe090;
    %load/vec4 v00000199a4b80900_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v00000199a4b7deb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000199a4b7dcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000199a4b7eb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000199a4b7de10_0, 0;
    %assign/vec4 v00000199a4b7e1d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000199a4b7ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v00000199a4b7fc80_0;
    %assign/vec4 v00000199a4b7dcd0_0, 0;
    %load/vec4 v00000199a4b800e0_0;
    %assign/vec4 v00000199a4b7e1d0_0, 0;
    %load/vec4 v00000199a4b7e090_0;
    %assign/vec4 v00000199a4b7de10_0, 0;
    %load/vec4 v00000199a4b80860_0;
    %assign/vec4 v00000199a4b7eb30_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000199a4b2a7b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199a4b80040_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v00000199a4b80040_0;
    %inv;
    %store/vec4 v00000199a4b80040_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000199a4b2a7b0;
T_6 ;
    %vpi_call 2 72 "$dumpfile", "simulacao_ula.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000199a4b2a7b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199a4b7eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199a4b7f500_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199a4b7f460_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199a4b7eec0_0, 0, 1;
    %vpi_call 2 79 "$display", "--- Inicio dos Testes da ULA ---" {0 0 0};
    %vpi_call 2 84 "$display", "Teste 1: Adicao 3 + 2" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 86 "$display", "Resultado: %d | Zero: %b | Neg: %b | Ovf: %b", v00000199a4b80180_0, v00000199a4b7f820_0, v00000199a4b7f960_0, v00000199a4b809a0_0 {0 0 0};
    %vpi_call 2 89 "$display", "Teste 2: Subtracao 5 - 3" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 91 "$display", "Resultado: %d | Zero: %b | Neg: %b | Ovf: %b", v00000199a4b80180_0, v00000199a4b7f820_0, v00000199a4b7f960_0, v00000199a4b809a0_0 {0 0 0};
    %vpi_call 2 94 "$display", "Teste 3: Subtracao 1 - 4 (Negativo)" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 96 "$display", "Resultado: %b | Negativo: %b", v00000199a4b80180_0, v00000199a4b7f960_0 {0 0 0};
    %vpi_call 2 99 "$display", "Teste 4: Multiplicacao 7 * 7" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 101 "$display", "Resultado: %d", v00000199a4b80180_0 {0 0 0};
    %vpi_call 2 104 "$display", "Teste 5: Divisao 6 / 2" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 106 "$display", "Resultado: %d", v00000199a4b80180_0 {0 0 0};
    %vpi_call 2 109 "$display", "Teste 6: Divisao por Zero 5 / 0" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 111 "$display", "Overflow: %b", v00000199a4b809a0_0 {0 0 0};
    %vpi_call 2 116 "$display", "Teste 7: Logica AND (110 & 011)" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 118 "$display", "Resultado: %b", &PV<v00000199a4b80180_0, 0, 3> {0 0 0};
    %vpi_call 2 121 "$display", "Teste 8: Logica OR (100 | 010)" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 123 "$display", "Resultado: %b", &PV<v00000199a4b80180_0, 0, 3> {0 0 0};
    %vpi_call 2 126 "$display", "Teste 9: Logica XOR (111 ^ 011)" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 128 "$display", "Resultado: %b", &PV<v00000199a4b80180_0, 0, 3> {0 0 0};
    %vpi_call 2 131 "$display", "Teste 10: Reservado OP 111" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199a4b7f280_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199a4b7ffa0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000199a4b7f1e0_0, 0, 3;
    %fork TD_Sistema_ULA_tb.run_full_op, S_00000199a4b178b0;
    %join;
    %vpi_call 2 133 "$display", "Resultado: %d | LED_ZERO: %b", v00000199a4b80180_0, v00000199a4b7f820_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 136 "$display", "--- Fim da Simulacao ---" {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sistema_ula_tb.v";
    "./sistema_ula.v";
    "./PB_controller.v";
    "./ula_3bit.v";
