Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkgen.v" in library work
Compiling verilog file "bidir_wrapper3.v" in library work
Module <clkgen> compiled
Compiling verilog file "main.v" in library work
Module <bidir_wrapper3> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <bidir_wrapper3> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <bidir_wrapper3> in library <work>.
Module <bidir_wrapper3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bidir_wrapper3>.
    Related source file is "bidir_wrapper3.v".
WARNING:Xst:1780 - Signal <Wbuffer<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <my_state_out>.
    Found 1-bit tristate buffer for signal <data_link>.
    Found 1-bit register for signal <partner_state_out>.
    Found 1-bit register for signal <Rbuffer>.
    Found 2-bit up counter for signal <Rcount>.
    Found 1-bit register for signal <read_en>.
    Found 2-bit register for signal <Wbuffer<1:0>>.
    Found 2-bit up counter for signal <Wcount>.
    Found 1-bit register for signal <write_en>.
    Found 1-bit xor2 for signal <write_en$xor0000> created at line 72.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <bidir_wrapper3> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <switch<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit up counter for signal <divider>.
    Found 1-bit register for signal <SlowClk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 2-bit up counter                                      : 4
 25-bit up counter                                     : 1
# Registers                                            : 15
 1-bit register                                        : 15
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 2-bit up counter                                      : 4
 25-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <divider_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_11> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_12> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_13> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_24> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.
FlipFlop partner1/my_state_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop partner2/my_state_out has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 28
#      GND                         : 1
#      INV                         : 10
#      LUT2                        : 8
#      LUT3                        : 6
#      LUT4                        : 2
#      XORCY                       : 1
# FlipFlops/Latches                : 26
#      FD                          : 5
#      FD_1                        : 2
#      FDE                         : 3
#      FDR                         : 12
#      FDRSE                       : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 14
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       13  out of    704     1%  
 Number of Slice Flip Flops:             22  out of   1408     1%  
 Number of 4 input LUTs:                 26  out of   1408     1%  
 Number of IOs:                          20
 Number of bonded IOBs:                  14  out of    108    12%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | _8MhzClk/DCM_SP_INST:CLKFX      | 2     |
SlowClk                            | NONE(partner2/Rcount_1)         | 18    |
partner2/read_en                   | NONE(partner2/partner_state_out)| 1     |
partner2/write_en                  | NONE(partner2/my_state_out)     | 2     |
partner1/read_en                   | NONE(partner1/partner_state_out)| 1     |
partner1/write_en                  | NONE(partner1/my_state_out)     | 2     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.347ns (Maximum Frequency: 298.775MHz)
   Minimum input arrival time before clock: 3.516ns
   Maximum output required time after clock: 6.773ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.959ns (frequency: 1043.057MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.996ns (Levels of Logic = 1)
  Source:            SlowClk (FF)
  Destination:       SlowClk (FF)
  Source Clock:      clk rising 0.3X
  Destination Clock: clk rising 0.3X

  Data Path: SlowClk to SlowClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.591   1.085  SlowClk (SlowClk)
     INV:I->O              1   0.648   0.420  SlowClk_not00011_INV_0 (SlowClk_not0001)
     FDE:D                     0.252          SlowClk
    ----------------------------------------
    Total                      2.996ns (1.491ns logic, 1.505ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SlowClk'
  Clock period: 3.347ns (frequency: 298.775MHz)
  Total number of paths / destination ports: 48 / 32
-------------------------------------------------------------------------
Delay:               3.347ns (Levels of Logic = 1)
  Source:            partner2/read_en (FF)
  Destination:       partner2/Rcount_1 (FF)
  Source Clock:      SlowClk rising
  Destination Clock: SlowClk rising

  Data Path: partner2/read_en to partner2/Rcount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            5   0.591   0.713  partner2/read_en (partner2/read_en)
     LUT2:I1->O            3   0.643   0.531  partner2/Rcount_and0000_inv1 (partner2/Rcount_and0000_inv)
     FDR:R                     0.869          partner2/Rbuffer
    ----------------------------------------
    Total                      3.347ns (2.103ns logic, 1.244ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SlowClk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.516ns (Levels of Logic = 2)
  Source:            switch<0> (PAD)
  Destination:       partner2/write_en (FF)
  Destination Clock: SlowClk rising

  Data Path: switch<0> to partner2/write_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.730  switch_0_IBUF (switch_0_IBUF)
     LUT4:I0->O            1   0.648   0.420  partner2/write_en_and00011 (partner2/write_en_not0001_inv)
     FDRSE:S                   0.869          partner2/write_en
    ----------------------------------------
    Total                      3.516ns (2.366ns logic, 1.150ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'partner2/write_en'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.688ns (Levels of Logic = 1)
  Source:            switch<0> (PAD)
  Destination:       partner2/my_state_out (FF)
  Destination Clock: partner2/write_en rising

  Data Path: switch<0> to partner2/my_state_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  switch_0_IBUF (switch_0_IBUF)
     FD:D                      0.252          partner2/my_state_out
    ----------------------------------------
    Total                      1.688ns (1.101ns logic, 0.587ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'partner1/write_en'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.688ns (Levels of Logic = 1)
  Source:            switch<7> (PAD)
  Destination:       partner1/my_state_out (FF)
  Destination Clock: partner1/write_en rising

  Data Path: switch<7> to partner1/my_state_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  switch_7_IBUF (switch_7_IBUF)
     FD:D                      0.252          partner1/my_state_out
    ----------------------------------------
    Total                      1.688ns (1.101ns logic, 0.587ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SlowClk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.773ns (Levels of Logic = 2)
  Source:            partner1/write_en (FF)
  Destination:       datalink1 (PAD)
  Source Clock:      SlowClk rising

  Data Path: partner1/write_en to datalink1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            7   0.591   0.708  partner1/write_en (partner1/write_en)
     INV:I->O              3   0.648   0.531  partner1/write_en_inv1_INV_0 (partner1/write_en_inv)
     IOBUF:T->IO               4.295          datalink1_IOBUF (datalink1)
    ----------------------------------------
    Total                      6.773ns (5.534ns logic, 1.239ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner1/write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner1/my_state_out_1 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      partner1/write_en rising

  Data Path: partner1/my_state_out_1 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  partner1/my_state_out_1 (partner1/my_state_out_1)
     OBUF:I->O                 4.520          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner2/read_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner2/partner_state_out (FF)
  Destination:       led<6> (PAD)
  Source Clock:      partner2/read_en falling

  Data Path: partner2/partner_state_out to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.591   0.420  partner2/partner_state_out (partner2/partner_state_out)
     OBUF:I->O                 4.520          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner1/read_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner1/partner_state_out (FF)
  Destination:       led<1> (PAD)
  Source Clock:      partner1/read_en falling

  Data Path: partner1/partner_state_out to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.591   0.420  partner1/partner_state_out (partner1/partner_state_out)
     OBUF:I->O                 4.520          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner2/write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner2/my_state_out_1 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      partner2/write_en rising

  Data Path: partner2/my_state_out_1 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  partner2/my_state_out_1 (partner2/my_state_out_1)
     OBUF:I->O                 4.520          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.86 secs
 
--> 

Total memory usage is 4551956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    1 (   0 filtered)

