<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3211" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3211{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3211{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3211{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3211{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_3211{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t6_3211{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3211{left:70px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_3211{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t9_3211{left:70px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_3211{left:70px;bottom:979px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#tb_3211{left:70px;bottom:921px;letter-spacing:0.13px;}
#tc_3211{left:152px;bottom:921px;letter-spacing:0.14px;word-spacing:0.01px;}
#td_3211{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_3211{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3211{left:70px;bottom:863px;letter-spacing:-0.26px;}
#tg_3211{left:70px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_3211{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3211{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3211{left:70px;bottom:788px;letter-spacing:-0.15px;}
#tk_3211{left:70px;bottom:764px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#tl_3211{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3211{left:70px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tn_3211{left:70px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3211{left:70px;bottom:697px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_3211{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tq_3211{left:70px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3211{left:70px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_3211{left:70px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tt_3211{left:70px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3211{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tv_3211{left:70px;bottom:564px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tw_3211{left:173px;bottom:564px;}
#tx_3211{left:188px;bottom:564px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ty_3211{left:70px;bottom:547px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tz_3211{left:70px;bottom:530px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_3211{left:70px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3211{left:70px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3211{left:70px;bottom:480px;letter-spacing:-0.25px;word-spacing:-0.33px;}
#t13_3211{left:70px;bottom:421px;letter-spacing:0.14px;}
#t14_3211{left:152px;bottom:421px;letter-spacing:0.15px;word-spacing:-0.02px;}
#t15_3211{left:70px;bottom:397px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t16_3211{left:70px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3211{left:70px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3211{left:70px;bottom:339px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#t19_3211{left:70px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3211{left:70px;bottom:305px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t1b_3211{left:70px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_3211{left:70px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1d_3211{left:70px;bottom:255px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_3211{left:70px;bottom:238px;letter-spacing:-0.37px;}
#t1f_3211{left:70px;bottom:214px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t1g_3211{left:70px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_3211{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3211{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3211{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3211{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3211{font-size:14px;font-family:Verdana_b66;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3211" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

@font-face {
	font-family: Verdana_b66;
	src: url("fonts/Verdana_b66.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3211Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3211" style="-webkit-user-select: none;"><object width="935" height="1210" data="3211/3211.svg" type="image/svg+xml" id="pdf3211" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3211" class="t s1_3211">Vol. 3A </span><span id="t2_3211" class="t s1_3211">6-21 </span>
<span id="t3_3211" class="t s2_3211">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3211" class="t s3_3211">Aligning the stack permits exception and interrupt frames to be aligned on a 16-byte boundary before interrupts </span>
<span id="t5_3211" class="t s3_3211">are re-enabled. This allows the stack to be formatted for optimal storage of 16-byte XMM registers, which enables </span>
<span id="t6_3211" class="t s3_3211">the interrupt handler to use faster 16-byte aligned loads and stores (MOVAPS rather than MOVUPS) to save and </span>
<span id="t7_3211" class="t s3_3211">restore XMM registers. </span>
<span id="t8_3211" class="t s3_3211">Although the RSP alignment is always performed when LMA = 1, it is only of consequence for the kernel-mode case </span>
<span id="t9_3211" class="t s3_3211">where there is no stack switch or IST used. For a stack switch or IST, the OS would have presumably put suitably </span>
<span id="ta_3211" class="t s3_3211">aligned RSP values in the TSS. </span>
<span id="tb_3211" class="t s4_3211">6.14.3 </span><span id="tc_3211" class="t s4_3211">IRET in IA-32e Mode </span>
<span id="td_3211" class="t s3_3211">In IA-32e mode, IRET executes with an 8-byte operand size. There is nothing that forces this requirement. The </span>
<span id="te_3211" class="t s3_3211">stack is formatted in such a way that for actions where IRET is required, the 8-byte IRET operand size works </span>
<span id="tf_3211" class="t s3_3211">correctly. </span>
<span id="tg_3211" class="t s3_3211">Because interrupt stack-frame pushes are always eight bytes in IA-32e mode, an IRET must pop eight byte items </span>
<span id="th_3211" class="t s3_3211">off the stack. This is accomplished by preceding the IRET with a 64-bit operand-size prefix. The size of the pop is </span>
<span id="ti_3211" class="t s3_3211">determined by the address size of the instruction. The SS/ESP/RSP size adjustment is determined by the stack </span>
<span id="tj_3211" class="t s3_3211">size. </span>
<span id="tk_3211" class="t s3_3211">IRET pops SS:RSP unconditionally off the interrupt stack frame only when it is executed in 64-bit mode. In compat- </span>
<span id="tl_3211" class="t s3_3211">ibility mode, IRET pops SS:RSP off the stack only if there is a CPL change. This allows legacy applications to </span>
<span id="tm_3211" class="t s3_3211">execute properly in compatibility mode when using the IRET instruction. 64-bit interrupt service routines that exit </span>
<span id="tn_3211" class="t s3_3211">with an IRET unconditionally pop SS:RSP off of the interrupt stack frame, even if the target code segment is </span>
<span id="to_3211" class="t s3_3211">running in 64-bit mode or at CPL = 0. This is because the original interrupt always pushes SS:RSP. </span>
<span id="tp_3211" class="t s3_3211">When shadow stacks are enabled and the target privilege level is not 3, the CS:LIP from the shadow stack frame is </span>
<span id="tq_3211" class="t s3_3211">compared to the return linear address formed by CS:EIP from the stack. If they do not match then the processor </span>
<span id="tr_3211" class="t s3_3211">caused a control protection exception (#CP(FAR-RET/IRET)), else the processor pops the SSP of the interrupted </span>
<span id="ts_3211" class="t s3_3211">procedure from the shadow stack. If the target privilege level is 3 and shadow stacks are enabled at privilege level </span>
<span id="tt_3211" class="t s3_3211">3, then the SSP for the interrupted procedure is restored from the IA32_PL3_SSP MSR. </span>
<span id="tu_3211" class="t s3_3211">In IA-32e mode, IRET is allowed to load a NULL SS under certain conditions. If the target mode is 64-bit mode and </span>
<span id="tv_3211" class="t s3_3211">the target CPL </span><span id="tw_3211" class="t s5_3211">â‰  </span><span id="tx_3211" class="t s3_3211">3, IRET allows SS to be loaded with a NULL selector. As part of the stack switch mechanism, an </span>
<span id="ty_3211" class="t s3_3211">interrupt or exception sets the new SS to NULL, instead of fetching a new SS selector from the TSS and loading the </span>
<span id="tz_3211" class="t s3_3211">corresponding descriptor from the GDT or LDT. The new SS selector is set to NULL in order to properly handle </span>
<span id="t10_3211" class="t s3_3211">returns from subsequent nested far transfers. If the called procedure itself is interrupted, the NULL SS is pushed </span>
<span id="t11_3211" class="t s3_3211">on the stack frame. On the subsequent IRET, the NULL SS on the stack acts as a flag to tell the processor not to </span>
<span id="t12_3211" class="t s3_3211">load a new SS descriptor. </span>
<span id="t13_3211" class="t s4_3211">6.14.4 </span><span id="t14_3211" class="t s4_3211">Stack Switching in IA-32e Mode </span>
<span id="t15_3211" class="t s3_3211">The IA-32 architecture provides a mechanism to automatically switch stack frames in response to an interrupt. The </span>
<span id="t16_3211" class="t s3_3211">64-bit extensions of Intel 64 architecture implement a modified version of the legacy stack-switching mechanism </span>
<span id="t17_3211" class="t s3_3211">and an alternative stack-switching mechanism called the interrupt stack table (IST). </span>
<span id="t18_3211" class="t s3_3211">In IA-32 modes, the legacy IA-32 stack-switch mechanism is unchanged. In IA-32e mode, the legacy stack-switch </span>
<span id="t19_3211" class="t s3_3211">mechanism is modified. When stacks are switched as part of a 64-bit mode privilege-level change (resulting from </span>
<span id="t1a_3211" class="t s3_3211">an interrupt), a new SS descriptor is not loaded. IA-32e mode loads only an inner-level RSP from the TSS. The new </span>
<span id="t1b_3211" class="t s3_3211">SS selector is forced to NULL and the SS selectorâ€™s RPL field is set to the new CPL. The new SS is set to NULL in </span>
<span id="t1c_3211" class="t s3_3211">order to handle nested far transfers (far CALL, INT, interrupts, and exceptions). The old SS and RSP are saved on </span>
<span id="t1d_3211" class="t s3_3211">the new stack (Figure 1-9). On the subsequent IRET, the old SS is popped from the stack and loaded into the SS </span>
<span id="t1e_3211" class="t s3_3211">register. </span>
<span id="t1f_3211" class="t s3_3211">In summary, a stack switch in IA-32e mode works like the legacy stack switch, except that a new SS selector is not </span>
<span id="t1g_3211" class="t s3_3211">loaded from the TSS. Instead, the new SS is forced to NULL. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
