
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008494  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  080086ec  080086ec  000096ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e74  08008e74  0000a030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e74  08008e74  00009e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e7c  08008e7c  0000a030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e7c  08008e7c  00009e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e80  08008e80  00009e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08008e84  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004200  20000030  08008eb4  0000a030  2**4
                  ALLOC
 10 ._user_heap_stack 00000600  20004230  08008eb4  0000a230  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fae  00000000  00000000  0000a066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ab  00000000  00000000  0001e014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  000211c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a35  00000000  00000000  00021f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f7a  00000000  00000000  0002294d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013145  00000000  00000000  000438c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c338b  00000000  00000000  00056a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119d97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003580  00000000  00000000  00119ddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0011d35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	080086d4 	.word	0x080086d4

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	080086d4 	.word	0x080086d4

08000298 <strcmp>:
 8000298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800029c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a0:	2a01      	cmp	r2, #1
 80002a2:	bf28      	it	cs
 80002a4:	429a      	cmpcs	r2, r3
 80002a6:	d0f7      	beq.n	8000298 <strcmp>
 80002a8:	1ad0      	subs	r0, r2, r3
 80002aa:	4770      	bx	lr

080002ac <strlen>:
 80002ac:	4603      	mov	r3, r0
 80002ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d1fb      	bne.n	80002ae <strlen+0x2>
 80002b6:	1a18      	subs	r0, r3, r0
 80002b8:	3801      	subs	r0, #1
 80002ba:	4770      	bx	lr

080002bc <__aeabi_uldivmod>:
 80002bc:	b953      	cbnz	r3, 80002d4 <__aeabi_uldivmod+0x18>
 80002be:	b94a      	cbnz	r2, 80002d4 <__aeabi_uldivmod+0x18>
 80002c0:	2900      	cmp	r1, #0
 80002c2:	bf08      	it	eq
 80002c4:	2800      	cmpeq	r0, #0
 80002c6:	bf1c      	itt	ne
 80002c8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002cc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d0:	f000 b9b0 	b.w	8000634 <__aeabi_idiv0>
 80002d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002dc:	f000 f806 	bl	80002ec <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4770      	bx	lr

080002ec <__udivmoddi4>:
 80002ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002f0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002f2:	4688      	mov	r8, r1
 80002f4:	4604      	mov	r4, r0
 80002f6:	468e      	mov	lr, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14a      	bne.n	8000392 <__udivmoddi4+0xa6>
 80002fc:	428a      	cmp	r2, r1
 80002fe:	4617      	mov	r7, r2
 8000300:	d95f      	bls.n	80003c2 <__udivmoddi4+0xd6>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	b14e      	cbz	r6, 800031c <__udivmoddi4+0x30>
 8000308:	f1c6 0320 	rsb	r3, r6, #32
 800030c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000310:	40b7      	lsls	r7, r6
 8000312:	40b4      	lsls	r4, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	ea43 0e0e 	orr.w	lr, r3, lr
 800031c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000320:	fa1f fc87 	uxth.w	ip, r7
 8000324:	0c23      	lsrs	r3, r4, #16
 8000326:	fbbe f1f8 	udiv	r1, lr, r8
 800032a:	fb08 ee11 	mls	lr, r8, r1, lr
 800032e:	fb01 f20c 	mul.w	r2, r1, ip
 8000332:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x5e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x5c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 8154 	bhi.w	80005f0 <__udivmoddi4+0x304>
 8000348:	4601      	mov	r1, r0
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000352:	fb08 3310 	mls	r3, r8, r0, r3
 8000356:	fb00 fc0c 	mul.w	ip, r0, ip
 800035a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800035e:	4594      	cmp	ip, r2
 8000360:	d90b      	bls.n	800037a <__udivmoddi4+0x8e>
 8000362:	18ba      	adds	r2, r7, r2
 8000364:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000368:	bf2c      	ite	cs
 800036a:	2401      	movcs	r4, #1
 800036c:	2400      	movcc	r4, #0
 800036e:	4594      	cmp	ip, r2
 8000370:	d902      	bls.n	8000378 <__udivmoddi4+0x8c>
 8000372:	2c00      	cmp	r4, #0
 8000374:	f000 813f 	beq.w	80005f6 <__udivmoddi4+0x30a>
 8000378:	4618      	mov	r0, r3
 800037a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800037e:	eba2 020c 	sub.w	r2, r2, ip
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa2>
 8000386:	40f2      	lsrs	r2, r6
 8000388:	2300      	movs	r3, #0
 800038a:	e9c5 2300 	strd	r2, r3, [r5]
 800038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xb6>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb0>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa2>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d14e      	bne.n	8000448 <__udivmoddi4+0x15c>
 80003aa:	4543      	cmp	r3, r8
 80003ac:	f0c0 8112 	bcc.w	80005d4 <__udivmoddi4+0x2e8>
 80003b0:	4282      	cmp	r2, r0
 80003b2:	f240 810f 	bls.w	80005d4 <__udivmoddi4+0x2e8>
 80003b6:	4608      	mov	r0, r1
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d0e8      	beq.n	800038e <__udivmoddi4+0xa2>
 80003bc:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c0:	e7e5      	b.n	800038e <__udivmoddi4+0xa2>
 80003c2:	2a00      	cmp	r2, #0
 80003c4:	f000 80ac 	beq.w	8000520 <__udivmoddi4+0x234>
 80003c8:	fab2 f682 	clz	r6, r2
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	f040 80bb 	bne.w	8000548 <__udivmoddi4+0x25c>
 80003d2:	1a8b      	subs	r3, r1, r2
 80003d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003d8:	b2bc      	uxth	r4, r7
 80003da:	2101      	movs	r1, #1
 80003dc:	0c02      	lsrs	r2, r0, #16
 80003de:	b280      	uxth	r0, r0
 80003e0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003ec:	fb04 f20c 	mul.w	r2, r4, ip
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d90e      	bls.n	8000412 <__udivmoddi4+0x126>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	f04f 0901 	movcs.w	r9, #1
 8000400:	f04f 0900 	movcc.w	r9, #0
 8000404:	429a      	cmp	r2, r3
 8000406:	d903      	bls.n	8000410 <__udivmoddi4+0x124>
 8000408:	f1b9 0f00 	cmp.w	r9, #0
 800040c:	f000 80ec 	beq.w	80005e8 <__udivmoddi4+0x2fc>
 8000410:	46c4      	mov	ip, r8
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	fbb3 f8fe 	udiv	r8, r3, lr
 8000418:	fb0e 3318 	mls	r3, lr, r8, r3
 800041c:	fb04 f408 	mul.w	r4, r4, r8
 8000420:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000424:	4294      	cmp	r4, r2
 8000426:	d90b      	bls.n	8000440 <__udivmoddi4+0x154>
 8000428:	18ba      	adds	r2, r7, r2
 800042a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800042e:	bf2c      	ite	cs
 8000430:	2001      	movcs	r0, #1
 8000432:	2000      	movcc	r0, #0
 8000434:	4294      	cmp	r4, r2
 8000436:	d902      	bls.n	800043e <__udivmoddi4+0x152>
 8000438:	2800      	cmp	r0, #0
 800043a:	f000 80d1 	beq.w	80005e0 <__udivmoddi4+0x2f4>
 800043e:	4698      	mov	r8, r3
 8000440:	1b12      	subs	r2, r2, r4
 8000442:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000446:	e79d      	b.n	8000384 <__udivmoddi4+0x98>
 8000448:	f1c1 0620 	rsb	r6, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa08 f401 	lsl.w	r4, r8, r1
 8000452:	fa00 f901 	lsl.w	r9, r0, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	fa28 f806 	lsr.w	r8, r8, r6
 800045e:	408a      	lsls	r2, r1
 8000460:	431f      	orrs	r7, r3
 8000462:	fa20 f306 	lsr.w	r3, r0, r6
 8000466:	0c38      	lsrs	r0, r7, #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa1f fc87 	uxth.w	ip, r7
 800046e:	0c1c      	lsrs	r4, r3, #16
 8000470:	fbb8 fef0 	udiv	lr, r8, r0
 8000474:	fb00 881e 	mls	r8, r0, lr, r8
 8000478:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800047c:	fb0e f80c 	mul.w	r8, lr, ip
 8000480:	45a0      	cmp	r8, r4
 8000482:	d90e      	bls.n	80004a2 <__udivmoddi4+0x1b6>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800048a:	bf2c      	ite	cs
 800048c:	f04f 0b01 	movcs.w	fp, #1
 8000490:	f04f 0b00 	movcc.w	fp, #0
 8000494:	45a0      	cmp	r8, r4
 8000496:	d903      	bls.n	80004a0 <__udivmoddi4+0x1b4>
 8000498:	f1bb 0f00 	cmp.w	fp, #0
 800049c:	f000 80b8 	beq.w	8000610 <__udivmoddi4+0x324>
 80004a0:	46d6      	mov	lr, sl
 80004a2:	eba4 0408 	sub.w	r4, r4, r8
 80004a6:	fa1f f883 	uxth.w	r8, r3
 80004aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ae:	fb00 4413 	mls	r4, r0, r3, r4
 80004b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d90e      	bls.n	80004dc <__udivmoddi4+0x1f0>
 80004be:	193c      	adds	r4, r7, r4
 80004c0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004c4:	bf2c      	ite	cs
 80004c6:	f04f 0801 	movcs.w	r8, #1
 80004ca:	f04f 0800 	movcc.w	r8, #0
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d903      	bls.n	80004da <__udivmoddi4+0x1ee>
 80004d2:	f1b8 0f00 	cmp.w	r8, #0
 80004d6:	f000 809f 	beq.w	8000618 <__udivmoddi4+0x32c>
 80004da:	4603      	mov	r3, r0
 80004dc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e0:	eba4 040c 	sub.w	r4, r4, ip
 80004e4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e8:	4564      	cmp	r4, ip
 80004ea:	4673      	mov	r3, lr
 80004ec:	46e0      	mov	r8, ip
 80004ee:	d302      	bcc.n	80004f6 <__udivmoddi4+0x20a>
 80004f0:	d107      	bne.n	8000502 <__udivmoddi4+0x216>
 80004f2:	45f1      	cmp	r9, lr
 80004f4:	d205      	bcs.n	8000502 <__udivmoddi4+0x216>
 80004f6:	ebbe 0302 	subs.w	r3, lr, r2
 80004fa:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004fe:	3801      	subs	r0, #1
 8000500:	46e0      	mov	r8, ip
 8000502:	b15d      	cbz	r5, 800051c <__udivmoddi4+0x230>
 8000504:	ebb9 0203 	subs.w	r2, r9, r3
 8000508:	eb64 0408 	sbc.w	r4, r4, r8
 800050c:	fa04 f606 	lsl.w	r6, r4, r6
 8000510:	fa22 f301 	lsr.w	r3, r2, r1
 8000514:	40cc      	lsrs	r4, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	e9c5 6400 	strd	r6, r4, [r5]
 800051c:	2100      	movs	r1, #0
 800051e:	e736      	b.n	800038e <__udivmoddi4+0xa2>
 8000520:	fbb1 fcf2 	udiv	ip, r1, r2
 8000524:	0c01      	lsrs	r1, r0, #16
 8000526:	4614      	mov	r4, r2
 8000528:	b280      	uxth	r0, r0
 800052a:	4696      	mov	lr, r2
 800052c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000530:	2620      	movs	r6, #32
 8000532:	4690      	mov	r8, r2
 8000534:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000538:	4610      	mov	r0, r2
 800053a:	fbb1 f1f2 	udiv	r1, r1, r2
 800053e:	eba3 0308 	sub.w	r3, r3, r8
 8000542:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000546:	e74b      	b.n	80003e0 <__udivmoddi4+0xf4>
 8000548:	40b7      	lsls	r7, r6
 800054a:	f1c6 0320 	rsb	r3, r6, #32
 800054e:	fa01 f206 	lsl.w	r2, r1, r6
 8000552:	fa21 f803 	lsr.w	r8, r1, r3
 8000556:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800055a:	fa20 f303 	lsr.w	r3, r0, r3
 800055e:	b2bc      	uxth	r4, r7
 8000560:	40b0      	lsls	r0, r6
 8000562:	4313      	orrs	r3, r2
 8000564:	0c02      	lsrs	r2, r0, #16
 8000566:	0c19      	lsrs	r1, r3, #16
 8000568:	b280      	uxth	r0, r0
 800056a:	fbb8 f9fe 	udiv	r9, r8, lr
 800056e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000572:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	4588      	cmp	r8, r1
 800057c:	d951      	bls.n	8000622 <__udivmoddi4+0x336>
 800057e:	1879      	adds	r1, r7, r1
 8000580:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4588      	cmp	r8, r1
 8000590:	d902      	bls.n	8000598 <__udivmoddi4+0x2ac>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d031      	beq.n	80005fc <__udivmoddi4+0x310>
 8000598:	eba1 0108 	sub.w	r1, r1, r8
 800059c:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a0:	fb09 f804 	mul.w	r8, r9, r4
 80005a4:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005ae:	4543      	cmp	r3, r8
 80005b0:	d235      	bcs.n	800061e <__udivmoddi4+0x332>
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b8:	bf2c      	ite	cs
 80005ba:	f04f 0a01 	movcs.w	sl, #1
 80005be:	f04f 0a00 	movcc.w	sl, #0
 80005c2:	4543      	cmp	r3, r8
 80005c4:	d2bb      	bcs.n	800053e <__udivmoddi4+0x252>
 80005c6:	f1ba 0f00 	cmp.w	sl, #0
 80005ca:	d1b8      	bne.n	800053e <__udivmoddi4+0x252>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e7b4      	b.n	800053e <__udivmoddi4+0x252>
 80005d4:	1a84      	subs	r4, r0, r2
 80005d6:	eb68 0203 	sbc.w	r2, r8, r3
 80005da:	2001      	movs	r0, #1
 80005dc:	4696      	mov	lr, r2
 80005de:	e6eb      	b.n	80003b8 <__udivmoddi4+0xcc>
 80005e0:	443a      	add	r2, r7
 80005e2:	f1a8 0802 	sub.w	r8, r8, #2
 80005e6:	e72b      	b.n	8000440 <__udivmoddi4+0x154>
 80005e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005ec:	443b      	add	r3, r7
 80005ee:	e710      	b.n	8000412 <__udivmoddi4+0x126>
 80005f0:	3902      	subs	r1, #2
 80005f2:	443b      	add	r3, r7
 80005f4:	e6a9      	b.n	800034a <__udivmoddi4+0x5e>
 80005f6:	443a      	add	r2, r7
 80005f8:	3802      	subs	r0, #2
 80005fa:	e6be      	b.n	800037a <__udivmoddi4+0x8e>
 80005fc:	eba7 0808 	sub.w	r8, r7, r8
 8000600:	f1a9 0c02 	sub.w	ip, r9, #2
 8000604:	4441      	add	r1, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c9      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000610:	f1ae 0e02 	sub.w	lr, lr, #2
 8000614:	443c      	add	r4, r7
 8000616:	e744      	b.n	80004a2 <__udivmoddi4+0x1b6>
 8000618:	3b02      	subs	r3, #2
 800061a:	443c      	add	r4, r7
 800061c:	e75e      	b.n	80004dc <__udivmoddi4+0x1f0>
 800061e:	4649      	mov	r1, r9
 8000620:	e78d      	b.n	800053e <__udivmoddi4+0x252>
 8000622:	eba1 0108 	sub.w	r1, r1, r8
 8000626:	46cc      	mov	ip, r9
 8000628:	fbb1 f9fe 	udiv	r9, r1, lr
 800062c:	fb09 f804 	mul.w	r8, r9, r4
 8000630:	e7b8      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000632:	bf00      	nop

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800063e:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000644:	4a10      	ldr	r2, [pc, #64]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800064a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800064e:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065c:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <MX_GPIO_Init+0x50>)
 800065e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000662:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <MX_GPIO_Init+0x50>)
 800066e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	683b      	ldr	r3, [r7, #0]

}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	44020c00 	.word	0x44020c00

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000690:	f000 fb4e 	bl	8000d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000694:	f000 f850 	bl	8000738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000698:	f7ff ffce 	bl	8000638 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800069c:	f000 f9ea 	bl	8000a74 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  IAP_Init();
 80006a0:	f006 ff11 	bl	80074c6 <IAP_Init>
  IAP_WriteFlag(INIT_FLAG_DATA);
 80006a4:	2000      	movs	r0, #0
 80006a6:	f006 feeb 	bl	8007480 <IAP_WriteFlag>
  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(IAP_ReadFlag())
 80006aa:	f006 fefb 	bl	80074a4 <IAP_ReadFlag>
 80006ae:	4603      	mov	r3, r0
 80006b0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d025      	beq.n	8000704 <main+0x78>
 80006b8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80006bc:	4293      	cmp	r3, r2
 80006be:	dc35      	bgt.n	800072c <main+0xa0>
 80006c0:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d033      	beq.n	8000730 <main+0xa4>
 80006c8:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80006cc:	4293      	cmp	r3, r2
 80006ce:	dc2d      	bgt.n	800072c <main+0xa0>
 80006d0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d023      	beq.n	8000720 <main+0x94>
 80006d8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80006dc:	4293      	cmp	r3, r2
 80006de:	dc25      	bgt.n	800072c <main+0xa0>
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00c      	beq.n	80006fe <main+0x72>
 80006e4:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d11f      	bne.n	800072c <main+0xa0>
	  	{
	  	case APPRUN_FLAG_DATA://jump to app
	  		if( IAP_RunApp())
 80006ec:	f006 fef2 	bl	80074d4 <IAP_RunApp>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d01e      	beq.n	8000734 <main+0xa8>
	  			IAP_WriteFlag(INIT_FLAG_DATA);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f006 fec2 	bl	8007480 <IAP_WriteFlag>
	  		break;
 80006fc:	e01a      	b.n	8000734 <main+0xa8>
	  	case INIT_FLAG_DATA://initialze state (blank mcu)
	  		IAP_Main_Menu();
 80006fe:	f006 ff59 	bl	80075b4 <IAP_Main_Menu>
	  		break;
 8000702:	e018      	b.n	8000736 <main+0xaa>
	  	case UPDATE_FLAG_DATA:// download app state
	  		if( !IAP_Update())
 8000704:	f007 f808 	bl	8007718 <IAP_Update>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d104      	bne.n	8000718 <main+0x8c>
	  			IAP_WriteFlag(APPRUN_FLAG_DATA);
 800070e:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8000712:	f006 feb5 	bl	8007480 <IAP_WriteFlag>
	  		else
	  			IAP_WriteFlag(INIT_FLAG_DATA);
	  		break;
 8000716:	e00e      	b.n	8000736 <main+0xaa>
	  			IAP_WriteFlag(INIT_FLAG_DATA);
 8000718:	2000      	movs	r0, #0
 800071a:	f006 feb1 	bl	8007480 <IAP_WriteFlag>
	  		break;
 800071e:	e00a      	b.n	8000736 <main+0xaa>
	  	//					IAP_WriteFlag(APPRUN_FLAG_DATA);
	  	//				else
	  	//					IAP_WriteFlag(INIT_FLAG_DATA);
	  	break;
	  	case ERASE_FLAG_DATA:// erase app state
	  		IAP_Erase();
 8000720:	f007 f90e 	bl	8007940 <IAP_Erase>
	  		IAP_WriteFlag(INIT_FLAG_DATA);
 8000724:	2000      	movs	r0, #0
 8000726:	f006 feab 	bl	8007480 <IAP_WriteFlag>
	  		break;
 800072a:	e004      	b.n	8000736 <main+0xaa>
	  	default:
	  	break;
 800072c:	bf00      	nop
 800072e:	e7bc      	b.n	80006aa <main+0x1e>
	  	break;
 8000730:	bf00      	nop
 8000732:	e7ba      	b.n	80006aa <main+0x1e>
	  		break;
 8000734:	bf00      	nop
	  switch(IAP_ReadFlag())
 8000736:	e7b8      	b.n	80006aa <main+0x1e>

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b09c      	sub	sp, #112	@ 0x70
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 0320 	add.w	r3, r7, #32
 8000742:	2250      	movs	r2, #80	@ 0x50
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f007 ff8a 	bl	8008660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	f107 0308 	add.w	r3, r7, #8
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]
 800075c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800075e:	4b2f      	ldr	r3, [pc, #188]	@ (800081c <SystemClock_Config+0xe4>)
 8000760:	691b      	ldr	r3, [r3, #16]
 8000762:	4a2e      	ldr	r2, [pc, #184]	@ (800081c <SystemClock_Config+0xe4>)
 8000764:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000768:	6113      	str	r3, [r2, #16]
 800076a:	4b2c      	ldr	r3, [pc, #176]	@ (800081c <SystemClock_Config+0xe4>)
 800076c:	691b      	ldr	r3, [r3, #16]
 800076e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000776:	bf00      	nop
 8000778:	4b28      	ldr	r3, [pc, #160]	@ (800081c <SystemClock_Config+0xe4>)
 800077a:	695b      	ldr	r3, [r3, #20]
 800077c:	f003 0308 	and.w	r3, r3, #8
 8000780:	2b08      	cmp	r3, #8
 8000782:	d1f9      	bne.n	8000778 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_CSI;
 8000784:	2311      	movs	r3, #17
 8000786:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000788:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800078c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 800078e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000792:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000794:	2320      	movs	r3, #32
 8000796:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000798:	2302      	movs	r3, #2
 800079a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 800079c:	2303      	movs	r3, #3
 800079e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a0:	2304      	movs	r3, #4
 80007a2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80007a4:	2364      	movs	r3, #100	@ 0x64
 80007a6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 80007b4:	2304      	movs	r3, #4
 80007b6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80007b8:	2300      	movs	r3, #0
 80007ba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c0:	f107 0320 	add.w	r3, r7, #32
 80007c4:	4618      	mov	r0, r3
 80007c6:	f001 fa6b 	bl	8001ca0 <HAL_RCC_OscConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007d0:	f000 f828 	bl	8000824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	231f      	movs	r3, #31
 80007d6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d8:	2303      	movs	r3, #3
 80007da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007ec:	f107 0308 	add.w	r3, r7, #8
 80007f0:	2104      	movs	r1, #4
 80007f2:	4618      	mov	r0, r3
 80007f4:	f001 fe8c 	bl	8002510 <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007fe:	f000 f811 	bl	8000824 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000802:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <SystemClock_Config+0xe8>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800080a:	4a05      	ldr	r2, [pc, #20]	@ (8000820 <SystemClock_Config+0xe8>)
 800080c:	f043 0320 	orr.w	r3, r3, #32
 8000810:	6013      	str	r3, [r2, #0]
}
 8000812:	bf00      	nop
 8000814:	3770      	adds	r7, #112	@ 0x70
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	44020800 	.word	0x44020800
 8000820:	40022000 	.word	0x40022000

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	bf00      	nop
 800082e:	e7fd      	b.n	800082c <Error_Handler+0x8>

08000830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000844:	f3bf 8f4f 	dsb	sy
}
 8000848:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <__NVIC_SystemReset+0x24>)
 800084c:	68db      	ldr	r3, [r3, #12]
 800084e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000852:	4904      	ldr	r1, [pc, #16]	@ (8000864 <__NVIC_SystemReset+0x24>)
 8000854:	4b04      	ldr	r3, [pc, #16]	@ (8000868 <__NVIC_SystemReset+0x28>)
 8000856:	4313      	orrs	r3, r2
 8000858:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800085a:	f3bf 8f4f 	dsb	sy
}
 800085e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <__NVIC_SystemReset+0x20>
 8000864:	e000ed00 	.word	0xe000ed00
 8000868:	05fa0004 	.word	0x05fa0004

0800086c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  volatile uint32_t nmi_source = 0;  // 用于调试观察NMI源
 8000872:	2300      	movs	r3, #0
 8000874:	607b      	str	r3, [r7, #4]
  
  // 1. 检查 HSE 时钟安全系统
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 8000876:	4b20      	ldr	r3, [pc, #128]	@ (80008f8 <NMI_Handler+0x8c>)
 8000878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800087a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800087e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000882:	d107      	bne.n	8000894 <NMI_Handler+0x28>
  {
    nmi_source = 1;  // HSE CSS
 8000884:	2301      	movs	r3, #1
 8000886:	607b      	str	r3, [r7, #4]
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 8000888:	4b1b      	ldr	r3, [pc, #108]	@ (80008f8 <NMI_Handler+0x8c>)
 800088a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800088e:	659a      	str	r2, [r3, #88]	@ 0x58
    NVIC_SystemReset();
 8000890:	f7ff ffd6 	bl	8000840 <__NVIC_SystemReset>
//    nmi_source = 2;  // LSE CSS
//    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
//  }
  
  // 3. 检查 Flash ECC 错误（双bit错误会触发NMI）
  if (READ_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD) != 0U)
 8000894:	4b19      	ldr	r3, [pc, #100]	@ (80008fc <NMI_Handler+0x90>)
 8000896:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800089a:	2b00      	cmp	r3, #0
 800089c:	da0f      	bge.n	80008be <NMI_Handler+0x52>
  {
    nmi_source = 3;  // Flash ECC Double Detection
 800089e:	2303      	movs	r3, #3
 80008a0:	607b      	str	r3, [r7, #4]
    // 记录错误地址
    volatile uint32_t ecc_addr = FLASH->ECCDR & FLASH_ECCR_ADDR_ECC;
 80008a2:	4b16      	ldr	r3, [pc, #88]	@ (80008fc <NMI_Handler+0x90>)
 80008a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	603b      	str	r3, [r7, #0]
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // 清除标志
 80008ac:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <NMI_Handler+0x90>)
 80008ae:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80008b2:	4a12      	ldr	r2, [pc, #72]	@ (80008fc <NMI_Handler+0x90>)
 80008b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008b8:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
    (void)ecc_addr;  // 防止编译器优化
 80008bc:	683b      	ldr	r3, [r7, #0]
  }
  
  // 4. 检查 SRAM ECC 错误
  if (READ_BIT(RAMCFG_SRAM1->IER, RAMCFG_IER_ECCNMI) != 0U)
 80008be:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <NMI_Handler+0x94>)
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0308 	and.w	r3, r3, #8
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d00d      	beq.n	80008e6 <NMI_Handler+0x7a>
  {
    if (READ_BIT(RAMCFG_SRAM1->ISR, RAMCFG_ISR_DED) != 0U)
 80008ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000900 <NMI_Handler+0x94>)
 80008cc:	689b      	ldr	r3, [r3, #8]
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d007      	beq.n	80008e6 <NMI_Handler+0x7a>
    {
      nmi_source = 4;  // SRAM ECC错误
 80008d6:	2304      	movs	r3, #4
 80008d8:	607b      	str	r3, [r7, #4]
      SET_BIT(RAMCFG_SRAM1->ICR, RAMCFG_ICR_CDED);  // 清除标志
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <NMI_Handler+0x94>)
 80008dc:	695b      	ldr	r3, [r3, #20]
 80008de:	4a08      	ldr	r2, [pc, #32]	@ (8000900 <NMI_Handler+0x94>)
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	6153      	str	r3, [r2, #20]
    }
  }
  
  // 5. 如果没有找到明确的NMI源，可能是硬件问题或栈溢出
  if (nmi_source == 0)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d102      	bne.n	80008f2 <NMI_Handler+0x86>
  {
    nmi_source = 99;  // 未知NMI源
 80008ec:	2363      	movs	r3, #99	@ 0x63
 80008ee:	607b      	str	r3, [r7, #4]
  
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  // 在调试器中设置断点查看 nmi_source 的值
  // 1 = HSE CSS, 2 = LSE CSS, 3 = Flash ECC, 4 = SRAM ECC, 99 = 未知
  while (1)
 80008f0:	bf00      	nop
 80008f2:	bf00      	nop
 80008f4:	e7fd      	b.n	80008f2 <NMI_Handler+0x86>
 80008f6:	bf00      	nop
 80008f8:	44020c00 	.word	0x44020c00
 80008fc:	40022000 	.word	0x40022000
 8000900:	40026000 	.word	0x40026000

08000904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	   uint32_t cfsr = SCB->CFSR;    // 配置错误状态寄存器
 800090a:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <HardFault_Handler+0x24>)
 800090c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800090e:	60fb      	str	r3, [r7, #12]
	    uint32_t hfsr = SCB->HFSR;    // HardFault状态寄存器
 8000910:	4b05      	ldr	r3, [pc, #20]	@ (8000928 <HardFault_Handler+0x24>)
 8000912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000914:	60bb      	str	r3, [r7, #8]
	    uint32_t mmfar = SCB->MMFAR;  // 内存管理fault地址
 8000916:	4b04      	ldr	r3, [pc, #16]	@ (8000928 <HardFault_Handler+0x24>)
 8000918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800091a:	607b      	str	r3, [r7, #4]
	    uint32_t bfar = SCB->BFAR;    // 总线fault地址
 800091c:	4b02      	ldr	r3, [pc, #8]	@ (8000928 <HardFault_Handler+0x24>)
 800091e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000920:	603b      	str	r3, [r7, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000922:	bf00      	nop
 8000924:	e7fd      	b.n	8000922 <HardFault_Handler+0x1e>
 8000926:	bf00      	nop
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <MemManage_Handler+0x4>

08000934 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <UsageFault_Handler+0x4>

08000944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000972:	f000 fabf 	bl	8000ef4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <USART1_IRQHandler+0x10>)
 8000982:	f004 fc55 	bl	8005230 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	2000004c 	.word	0x2000004c

08000990 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000996:	4b30      	ldr	r3, [pc, #192]	@ (8000a58 <SystemInit+0xc8>)
 8000998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800099c:	4a2e      	ldr	r2, [pc, #184]	@ (8000a58 <SystemInit+0xc8>)
 800099e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009a2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80009a6:	4b2d      	ldr	r3, [pc, #180]	@ (8000a5c <SystemInit+0xcc>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80009ac:	4b2b      	ldr	r3, [pc, #172]	@ (8000a5c <SystemInit+0xcc>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80009b2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <SystemInit+0xcc>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80009b8:	4b28      	ldr	r3, [pc, #160]	@ (8000a5c <SystemInit+0xcc>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4927      	ldr	r1, [pc, #156]	@ (8000a5c <SystemInit+0xcc>)
 80009be:	4b28      	ldr	r3, [pc, #160]	@ (8000a60 <SystemInit+0xd0>)
 80009c0:	4013      	ands	r3, r2
 80009c2:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80009c4:	4b25      	ldr	r3, [pc, #148]	@ (8000a5c <SystemInit+0xcc>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80009ca:	4b24      	ldr	r3, [pc, #144]	@ (8000a5c <SystemInit+0xcc>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80009d0:	4b22      	ldr	r3, [pc, #136]	@ (8000a5c <SystemInit+0xcc>)
 80009d2:	4a24      	ldr	r2, [pc, #144]	@ (8000a64 <SystemInit+0xd4>)
 80009d4:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80009d6:	4b21      	ldr	r3, [pc, #132]	@ (8000a5c <SystemInit+0xcc>)
 80009d8:	2200      	movs	r2, #0
 80009da:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80009dc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a5c <SystemInit+0xcc>)
 80009de:	4a21      	ldr	r2, [pc, #132]	@ (8000a64 <SystemInit+0xd4>)
 80009e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80009e2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a5c <SystemInit+0xcc>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80009e8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a5c <SystemInit+0xcc>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a1b      	ldr	r2, [pc, #108]	@ (8000a5c <SystemInit+0xcc>)
 80009ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80009f4:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <SystemInit+0xcc>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <SystemInit+0xc8>)
 80009fc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000a00:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000a02:	4b19      	ldr	r3, [pc, #100]	@ (8000a68 <SystemInit+0xd8>)
 8000a04:	699b      	ldr	r3, [r3, #24]
 8000a06:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000a0a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000a12:	d003      	beq.n	8000a1c <SystemInit+0x8c>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000a1a:	d117      	bne.n	8000a4c <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000a1c:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <SystemInit+0xd8>)
 8000a1e:	69db      	ldr	r3, [r3, #28]
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d005      	beq.n	8000a34 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <SystemInit+0xd8>)
 8000a2a:	4a10      	ldr	r2, [pc, #64]	@ (8000a6c <SystemInit+0xdc>)
 8000a2c:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a68 <SystemInit+0xd8>)
 8000a30:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <SystemInit+0xe0>)
 8000a32:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000a34:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <SystemInit+0xd8>)
 8000a36:	69db      	ldr	r3, [r3, #28]
 8000a38:	4a0b      	ldr	r2, [pc, #44]	@ (8000a68 <SystemInit+0xd8>)
 8000a3a:	f043 0302 	orr.w	r3, r3, #2
 8000a3e:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000a40:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <SystemInit+0xd8>)
 8000a42:	69db      	ldr	r3, [r3, #28]
 8000a44:	4a08      	ldr	r2, [pc, #32]	@ (8000a68 <SystemInit+0xd8>)
 8000a46:	f043 0301 	orr.w	r3, r3, #1
 8000a4a:	61d3      	str	r3, [r2, #28]
  }
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00
 8000a5c:	44020c00 	.word	0x44020c00
 8000a60:	fae2eae3 	.word	0xfae2eae3
 8000a64:	01010280 	.word	0x01010280
 8000a68:	40022000 	.word	0x40022000
 8000a6c:	08192a3b 	.word	0x08192a3b
 8000a70:	4c5d6e7f 	.word	0x4c5d6e7f

08000a74 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a78:	4b23      	ldr	r3, [pc, #140]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000a7a:	4a24      	ldr	r2, [pc, #144]	@ (8000b0c <MX_USART1_UART_Init+0x98>)
 8000a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a7e:	4b22      	ldr	r3, [pc, #136]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000a80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a86:	4b20      	ldr	r3, [pc, #128]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a92:	4b1d      	ldr	r3, [pc, #116]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a98:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa4:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aaa:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ab0:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ab6:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000abc:	4812      	ldr	r0, [pc, #72]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000abe:	f004 f93b 	bl	8004d38 <HAL_UART_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ac8:	f7ff feac 	bl	8000824 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000acc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000ad0:	480d      	ldr	r0, [pc, #52]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000ad2:	f006 f96c 	bl	8006dae <HAL_UARTEx_SetTxFifoThreshold>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000adc:	f7ff fea2 	bl	8000824 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000ae0:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000ae4:	4808      	ldr	r0, [pc, #32]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000ae6:	f006 f9a0 	bl	8006e2a <HAL_UARTEx_SetRxFifoThreshold>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8000af0:	f7ff fe98 	bl	8000824 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_USART1_UART_Init+0x94>)
 8000af6:	f006 f91f 	bl	8006d38 <HAL_UARTEx_EnableFifoMode>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8000b00:	f7ff fe90 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	2000004c 	.word	0x2000004c
 8000b0c:	40013800 	.word	0x40013800

08000b10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b0ac      	sub	sp, #176	@ 0xb0
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b28:	f107 0310 	add.w	r3, r7, #16
 8000b2c:	2288      	movs	r2, #136	@ 0x88
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4618      	mov	r0, r3
 8000b32:	f007 fd95 	bl	8008660 <memset>
  if(uartHandle->Instance==USART1)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a34      	ldr	r2, [pc, #208]	@ (8000c0c <HAL_UART_MspInit+0xfc>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d161      	bne.n	8000c04 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b40:	f04f 0201 	mov.w	r2, #1
 8000b44:	f04f 0300 	mov.w	r3, #0
 8000b48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_CSI;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000b50:	2301      	movs	r3, #1
 8000b52:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 8000b54:	2324      	movs	r3, #36	@ 0x24
 8000b56:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000b60:	2302      	movs	r3, #2
 8000b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000b64:	2308      	movs	r3, #8
 8000b66:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000b70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000b76:	2301      	movs	r3, #1
 8000b78:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b7a:	f107 0310 	add.w	r3, r7, #16
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f002 f808 	bl	8002b94 <HAL_RCCEx_PeriphCLKConfig>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
 8000b8a:	f7ff fe4b 	bl	8000824 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8e:	4b20      	ldr	r3, [pc, #128]	@ (8000c10 <HAL_UART_MspInit+0x100>)
 8000b90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000b94:	4a1e      	ldr	r2, [pc, #120]	@ (8000c10 <HAL_UART_MspInit+0x100>)
 8000b96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b9a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c10 <HAL_UART_MspInit+0x100>)
 8000ba0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ba4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	4b18      	ldr	r3, [pc, #96]	@ (8000c10 <HAL_UART_MspInit+0x100>)
 8000bae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bb2:	4a17      	ldr	r2, [pc, #92]	@ (8000c10 <HAL_UART_MspInit+0x100>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000bbc:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <HAL_UART_MspInit+0x100>)
 8000bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000bca:	2306      	movs	r3, #6
 8000bcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000be2:	2308      	movs	r3, #8
 8000be4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bec:	4619      	mov	r1, r3
 8000bee:	4809      	ldr	r0, [pc, #36]	@ (8000c14 <HAL_UART_MspInit+0x104>)
 8000bf0:	f000 fe3c 	bl	800186c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	203a      	movs	r0, #58	@ 0x3a
 8000bfa:	f000 fa9b 	bl	8001134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bfe:	203a      	movs	r0, #58	@ 0x3a
 8000c00:	f000 fab2 	bl	8001168 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000c04:	bf00      	nop
 8000c06:	37b0      	adds	r7, #176	@ 0xb0
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40013800 	.word	0x40013800
 8000c10:	44020c00 	.word	0x44020c00
 8000c14:	42020000 	.word	0x42020000

08000c18 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a0a      	ldr	r2, [pc, #40]	@ (8000c50 <HAL_UART_MspDeInit+0x38>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d10e      	bne.n	8000c48 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c54 <HAL_UART_MspDeInit+0x3c>)
 8000c2c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c30:	4a08      	ldr	r2, [pc, #32]	@ (8000c54 <HAL_UART_MspDeInit+0x3c>)
 8000c32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000c36:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000c3a:	2106      	movs	r1, #6
 8000c3c:	4806      	ldr	r0, [pc, #24]	@ (8000c58 <HAL_UART_MspDeInit+0x40>)
 8000c3e:	f000 ff73 	bl	8001b28 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000c42:	203a      	movs	r0, #58	@ 0x3a
 8000c44:	f000 fa9e 	bl	8001184 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000c48:	bf00      	nop
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40013800 	.word	0x40013800
 8000c54:	44020c00 	.word	0x44020c00
 8000c58:	42020000 	.word	0x42020000

08000c5c <HAL_UARTEx_RxEventCallback>:
/* USER CODE BEGIN 1 */
uint8_t UART1_flag=0;
uint8_t UART1_in_update_mode = 0;  // 标志：是否在 Update 模式
extern uint8_t cmdStr[128];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	460b      	mov	r3, r1
 8000c66:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a16      	ldr	r2, [pc, #88]	@ (8000cc8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d127      	bne.n	8000cc2 <HAL_UARTEx_RxEventCallback+0x66>
	{
		// ⚠️ Update模式下UART中断已被禁用，这个回调理论上不会被触发
		// 但为了防御性编程，仍然保留检查
		if (UART1_in_update_mode)
 8000c72:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <HAL_UARTEx_RxEventCallback+0x70>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d010      	beq.n	8000c9c <HAL_UARTEx_RxEventCallback+0x40>
		{
			// 如果意外触发，清除标志防止干扰
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2210      	movs	r2, #16
 8000c80:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2208      	movs	r2, #8
 8000c88:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2204      	movs	r2, #4
 8000c90:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2202      	movs	r2, #2
 8000c98:	621a      	str	r2, [r3, #32]
			return;
 8000c9a:	e012      	b.n	8000cc2 <HAL_UARTEx_RxEventCallback+0x66>
		}

		// Menu 模式：使用中断接收
		uint32_t event_type = HAL_UARTEx_GetRxEventType(huart);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f006 fa72 	bl	8007186 <HAL_UARTEx_GetRxEventType>
 8000ca2:	60f8      	str	r0, [r7, #12]
		// 如果是空闲事件，设置标志让主循环知道
		if (event_type == HAL_UART_RXEVENT_IDLE)  // 或 HAL_UART_RXEVENT_TC
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d106      	bne.n	8000cb8 <HAL_UARTEx_RxEventCallback+0x5c>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2210      	movs	r2, #16
 8000cb0:	621a      	str	r2, [r3, #32]
			UART1_flag=1;
 8000cb2:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <HAL_UARTEx_RxEventCallback+0x74>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	701a      	strb	r2, [r3, #0]
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
 8000cb8:	2280      	movs	r2, #128	@ 0x80
 8000cba:	4906      	ldr	r1, [pc, #24]	@ (8000cd4 <HAL_UARTEx_RxEventCallback+0x78>)
 8000cbc:	4806      	ldr	r0, [pc, #24]	@ (8000cd8 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000cbe:	f006 fa03 	bl	80070c8 <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40013800 	.word	0x40013800
 8000ccc:	200000e1 	.word	0x200000e1
 8000cd0:	200000e0 	.word	0x200000e0
 8000cd4:	200000fc 	.word	0x200000fc
 8000cd8:	2000004c 	.word	0x2000004c

08000cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000cdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d14 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ce0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ce2:	e003      	b.n	8000cec <LoopCopyDataInit>

08000ce4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d18 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ce6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ce8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000cea:	3104      	adds	r1, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000cec:	480b      	ldr	r0, [pc, #44]	@ (8000d1c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000cee:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000cf0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000cf2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000cf4:	d3f6      	bcc.n	8000ce4 <CopyDataInit>
	ldr	r2, =_sbss
 8000cf6:	4a0b      	ldr	r2, [pc, #44]	@ (8000d24 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000cf8:	e002      	b.n	8000d00 <LoopFillZerobss>

08000cfa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000cfa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000cfc:	f842 3b04 	str.w	r3, [r2], #4

08000d00 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000d00:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <LoopForever+0x16>)
	cmp	r2, r3
 8000d02:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000d04:	d3f9      	bcc.n	8000cfa <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d06:	f7ff fe43 	bl	8000990 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d0a:	f007 fcb1 	bl	8008670 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d0e:	f7ff fcbd 	bl	800068c <main>

08000d12 <LoopForever>:

LoopForever:
    b LoopForever
 8000d12:	e7fe      	b.n	8000d12 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000d14:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000d18:	08008e84 	.word	0x08008e84
	ldr	r0, =_sdata
 8000d1c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000d20:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 8000d24:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000d28:	20004230 	.word	0x20004230

08000d2c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d2c:	e7fe      	b.n	8000d2c <ADC1_IRQHandler>
	...

08000d30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d34:	2003      	movs	r0, #3
 8000d36:	f000 f9f2 	bl	800111e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d3a:	f001 fda1 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <HAL_Init+0x44>)
 8000d42:	6a1b      	ldr	r3, [r3, #32]
 8000d44:	f003 030f 	and.w	r3, r3, #15
 8000d48:	490b      	ldr	r1, [pc, #44]	@ (8000d78 <HAL_Init+0x48>)
 8000d4a:	5ccb      	ldrb	r3, [r1, r3]
 8000d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d50:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <HAL_Init+0x4c>)
 8000d52:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d54:	2004      	movs	r0, #4
 8000d56:	f000 fa45 	bl	80011e4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d5a:	200f      	movs	r0, #15
 8000d5c:	f000 f854 	bl	8000e08 <HAL_InitTick>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e002      	b.n	8000d70 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d6a:	f7ff fd61 	bl	8000830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d6e:	2300      	movs	r3, #0
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	44020c00 	.word	0x44020c00
 8000d78:	08008a34 	.word	0x08008a34
 8000d7c:	20000000 	.word	0x20000000

08000d80 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000d84:	4b15      	ldr	r3, [pc, #84]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000d86:	4a16      	ldr	r2, [pc, #88]	@ (8000de0 <HAL_DeInit+0x60>)
 8000d88:	675a      	str	r2, [r3, #116]	@ 0x74
 8000d8a:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000d8c:	4a15      	ldr	r2, [pc, #84]	@ (8000de4 <HAL_DeInit+0x64>)
 8000d8e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	675a      	str	r2, [r3, #116]	@ 0x74
 8000d96:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000d9e:	4a12      	ldr	r2, [pc, #72]	@ (8000de8 <HAL_DeInit+0x68>)
 8000da0:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000da2:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_APB3_FORCE_RESET();
 8000da8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000daa:	4a10      	ldr	r2, [pc, #64]	@ (8000dec <HAL_DeInit+0x6c>)
 8000dac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000db0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB1_FORCE_RESET();
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000dba:	4a0d      	ldr	r2, [pc, #52]	@ (8000df0 <HAL_DeInit+0x70>)
 8000dbc:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8000dc4:	4b05      	ldr	r3, [pc, #20]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8000df4 <HAL_DeInit+0x74>)
 8000dc8:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000dca:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <HAL_DeInit+0x5c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB4_FORCE_RESET();
  __HAL_RCC_AHB4_RELEASE_RESET();
#endif /* AHB4PERIPH_BASE */

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000dd0:	f000 f812 	bl	8000df8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	44020c00 	.word	0x44020c00
 8000de0:	dffec1ff 	.word	0xdffec1ff
 8000de4:	4080062b 	.word	0x4080062b
 8000de8:	017f7800 	.word	0x017f7800
 8000dec:	001008e0 	.word	0x001008e0
 8000df0:	010ad003 	.word	0x010ad003
 8000df4:	001f1dff 	.word	0x001f1dff

08000df8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
	...

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000e14:	4b33      	ldr	r3, [pc, #204]	@ (8000ee4 <HAL_InitTick+0xdc>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d101      	bne.n	8000e20 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e05c      	b.n	8000eda <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000e20:	4b31      	ldr	r3, [pc, #196]	@ (8000ee8 <HAL_InitTick+0xe0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	2b04      	cmp	r3, #4
 8000e2a:	d10c      	bne.n	8000e46 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8000eec <HAL_InitTick+0xe4>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee4 <HAL_InitTick+0xdc>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	4619      	mov	r1, r3
 8000e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	e037      	b.n	8000eb6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000e46:	f000 fa25 	bl	8001294 <HAL_SYSTICK_GetCLKSourceConfig>
 8000e4a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d023      	beq.n	8000e9a <HAL_InitTick+0x92>
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	d82d      	bhi.n	8000eb4 <HAL_InitTick+0xac>
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <HAL_InitTick+0x5e>
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d00d      	beq.n	8000e80 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000e64:	e026      	b.n	8000eb4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000e66:	4b21      	ldr	r3, [pc, #132]	@ (8000eec <HAL_InitTick+0xe4>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee4 <HAL_InitTick+0xdc>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000e74:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e7c:	60fb      	str	r3, [r7, #12]
        break;
 8000e7e:	e01a      	b.n	8000eb6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000e80:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <HAL_InitTick+0xdc>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e8e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	60fb      	str	r3, [r7, #12]
        break;
 8000e98:	e00d      	b.n	8000eb6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000e9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <HAL_InitTick+0xdc>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea4:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ea8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb0:	60fb      	str	r3, [r7, #12]
        break;
 8000eb2:	e000      	b.n	8000eb6 <HAL_InitTick+0xae>
        break;
 8000eb4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000eb6:	68f8      	ldr	r0, [r7, #12]
 8000eb8:	f000 f972 	bl	80011a0 <HAL_SYSTICK_Config>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e009      	b.n	8000eda <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ece:	f000 f931 	bl	8001134 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000ed2:	4a07      	ldr	r2, [pc, #28]	@ (8000ef0 <HAL_InitTick+0xe8>)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	e000e010 	.word	0xe000e010
 8000eec:	20000000 	.word	0x20000000
 8000ef0:	20000004 	.word	0x20000004

08000ef4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_IncTick+0x20>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	461a      	mov	r2, r3
 8000efe:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <HAL_IncTick+0x24>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4413      	add	r3, r2
 8000f04:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <HAL_IncTick+0x24>)
 8000f06:	6013      	str	r3, [r2, #0]
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008
 8000f18:	200000e4 	.word	0x200000e4

08000f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f20:	4b03      	ldr	r3, [pc, #12]	@ (8000f30 <HAL_GetTick+0x14>)
 8000f22:	681b      	ldr	r3, [r3, #0]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	200000e4 	.word	0x200000e4

08000f34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f3c:	f7ff ffee 	bl	8000f1c <HAL_GetTick>
 8000f40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f4c:	d005      	beq.n	8000f5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <HAL_Delay+0x44>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4413      	add	r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f5a:	bf00      	nop
 8000f5c:	f7ff ffde 	bl	8000f1c <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d8f7      	bhi.n	8000f5c <HAL_Delay+0x28>
  {
  }
}
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000008 	.word	0x20000008

08000f7c <__NVIC_SetPriorityGrouping>:
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4907      	ldr	r1, [pc, #28]	@ (8001018 <__NVIC_EnableIRQ+0x38>)
 8000ffa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000e100 	.word	0xe000e100

0800101c <__NVIC_DisableIRQ>:
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102a:	2b00      	cmp	r3, #0
 800102c:	db12      	blt.n	8001054 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	f003 021f 	and.w	r2, r3, #31
 8001034:	490a      	ldr	r1, [pc, #40]	@ (8001060 <__NVIC_DisableIRQ+0x44>)
 8001036:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800103a:	095b      	lsrs	r3, r3, #5
 800103c:	2001      	movs	r0, #1
 800103e:	fa00 f202 	lsl.w	r2, r0, r2
 8001042:	3320      	adds	r3, #32
 8001044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001048:	f3bf 8f4f 	dsb	sy
}
 800104c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800104e:	f3bf 8f6f 	isb	sy
}
 8001052:	bf00      	nop
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000e100 	.word	0xe000e100

08001064 <__NVIC_SetPriority>:
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001070:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001074:	2b00      	cmp	r3, #0
 8001076:	db0a      	blt.n	800108e <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	b2da      	uxtb	r2, r3
 800107c:	490c      	ldr	r1, [pc, #48]	@ (80010b0 <__NVIC_SetPriority+0x4c>)
 800107e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001082:	0112      	lsls	r2, r2, #4
 8001084:	b2d2      	uxtb	r2, r2
 8001086:	440b      	add	r3, r1
 8001088:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800108c:	e00a      	b.n	80010a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	b2da      	uxtb	r2, r3
 8001092:	4908      	ldr	r1, [pc, #32]	@ (80010b4 <__NVIC_SetPriority+0x50>)
 8001094:	88fb      	ldrh	r3, [r7, #6]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	3b04      	subs	r3, #4
 800109c:	0112      	lsls	r2, r2, #4
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	440b      	add	r3, r1
 80010a2:	761a      	strb	r2, [r3, #24]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000e100 	.word	0xe000e100
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <NVIC_EncodePriority>:
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	@ 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f1c3 0307 	rsb	r3, r3, #7
 80010d2:	2b04      	cmp	r3, #4
 80010d4:	bf28      	it	cs
 80010d6:	2304      	movcs	r3, #4
 80010d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3304      	adds	r3, #4
 80010de:	2b06      	cmp	r3, #6
 80010e0:	d902      	bls.n	80010e8 <NVIC_EncodePriority+0x30>
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	3b03      	subs	r3, #3
 80010e6:	e000      	b.n	80010ea <NVIC_EncodePriority+0x32>
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43da      	mvns	r2, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	401a      	ands	r2, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001100:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	fa01 f303 	lsl.w	r3, r1, r3
 800110a:	43d9      	mvns	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	4313      	orrs	r3, r2
}
 8001112:	4618      	mov	r0, r3
 8001114:	3724      	adds	r7, #36	@ 0x24
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ff28 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
 8001140:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001142:	f7ff ff3f 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 8001146:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	68b9      	ldr	r1, [r7, #8]
 800114c:	6978      	ldr	r0, [r7, #20]
 800114e:	f7ff ffb3 	bl	80010b8 <NVIC_EncodePriority>
 8001152:	4602      	mov	r2, r0
 8001154:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff82 	bl	8001064 <__NVIC_SetPriority>
}
 8001160:	bf00      	nop
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff32 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800118e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff42 	bl	800101c <__NVIC_DisableIRQ>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011b0:	d301      	bcc.n	80011b6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80011b2:	2301      	movs	r3, #1
 80011b4:	e00d      	b.n	80011d2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80011b6:	4a0a      	ldr	r2, [pc, #40]	@ (80011e0 <HAL_SYSTICK_Config+0x40>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <HAL_SYSTICK_Config+0x40>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_SYSTICK_Config+0x40>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a05      	ldr	r2, [pc, #20]	@ (80011e0 <HAL_SYSTICK_Config+0x40>)
 80011ca:	f043 0303 	orr.w	r3, r3, #3
 80011ce:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000e010 	.word	0xe000e010

080011e4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b04      	cmp	r3, #4
 80011f0:	d844      	bhi.n	800127c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80011f2:	a201      	add	r2, pc, #4	@ (adr r2, 80011f8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80011f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f8:	0800121b 	.word	0x0800121b
 80011fc:	08001239 	.word	0x08001239
 8001200:	0800125b 	.word	0x0800125b
 8001204:	0800127d 	.word	0x0800127d
 8001208:	0800120d 	.word	0x0800120d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800120c:	4b1f      	ldr	r3, [pc, #124]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a1e      	ldr	r2, [pc, #120]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6013      	str	r3, [r2, #0]
      break;
 8001218:	e031      	b.n	800127e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800121a:	4b1c      	ldr	r3, [pc, #112]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a1b      	ldr	r2, [pc, #108]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001220:	f023 0304 	bic.w	r3, r3, #4
 8001224:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001228:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800122c:	4a18      	ldr	r2, [pc, #96]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800122e:	f023 030c 	bic.w	r3, r3, #12
 8001232:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001236:	e022      	b.n	800127e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a13      	ldr	r2, [pc, #76]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800123e:	f023 0304 	bic.w	r3, r3, #4
 8001242:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001246:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800124a:	f023 030c 	bic.w	r3, r3, #12
 800124e:	4a10      	ldr	r2, [pc, #64]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001250:	f043 0304 	orr.w	r3, r3, #4
 8001254:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001258:	e011      	b.n	800127e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800125a:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a0b      	ldr	r2, [pc, #44]	@ (800128c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001260:	f023 0304 	bic.w	r3, r3, #4
 8001264:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001266:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001268:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800126c:	f023 030c 	bic.w	r3, r3, #12
 8001270:	4a07      	ldr	r2, [pc, #28]	@ (8001290 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001272:	f043 0308 	orr.w	r3, r3, #8
 8001276:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800127a:	e000      	b.n	800127e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800127c:	bf00      	nop
  }
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000e010 	.word	0xe000e010
 8001290:	44020c00 	.word	0x44020c00

08001294 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800129a:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80012a6:	2304      	movs	r3, #4
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	e01e      	b.n	80012ea <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80012ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80012b2:	f003 030c 	and.w	r3, r3, #12
 80012b6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2b08      	cmp	r3, #8
 80012bc:	d00f      	beq.n	80012de <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d80f      	bhi.n	80012e4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d003      	beq.n	80012d8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80012d0:	e008      	b.n	80012e4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]
        break;
 80012d6:	e008      	b.n	80012ea <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80012d8:	2301      	movs	r3, #1
 80012da:	607b      	str	r3, [r7, #4]
        break;
 80012dc:	e005      	b.n	80012ea <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80012de:	2302      	movs	r3, #2
 80012e0:	607b      	str	r3, [r7, #4]
        break;
 80012e2:	e002      	b.n	80012ea <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80012e4:	2300      	movs	r3, #0
 80012e6:	607b      	str	r3, [r7, #4]
        break;
 80012e8:	bf00      	nop
    }
  }
  return systick_source;
 80012ea:	687b      	ldr	r3, [r7, #4]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	e000e010 	.word	0xe000e010
 80012fc:	44020c00 	.word	0x44020c00

08001300 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8001308:	f7ff fe08 	bl	8000f1c <HAL_GetTick>
 800130c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d101      	bne.n	8001318 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e06b      	b.n	80013f0 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b02      	cmp	r3, #2
 8001322:	d008      	beq.n	8001336 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2220      	movs	r2, #32
 8001328:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e05c      	b.n	80013f0 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	695a      	ldr	r2, [r3, #20]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f042 0204 	orr.w	r2, r2, #4
 8001344:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2205      	movs	r2, #5
 800134a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800134e:	e020      	b.n	8001392 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001350:	f7ff fde4 	bl	8000f1c <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b05      	cmp	r3, #5
 800135c:	d919      	bls.n	8001392 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001362:	f043 0210 	orr.w	r2, r3, #16
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2203      	movs	r2, #3
 800136e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001382:	2201      	movs	r2, #1
 8001384:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e02e      	b.n	80013f0 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	691b      	ldr	r3, [r3, #16]
 8001398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0d7      	beq.n	8001350 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	695a      	ldr	r2, [r3, #20]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f042 0202 	orr.w	r2, r2, #2
 80013ae:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2204      	movs	r2, #4
 80013b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80013c0:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d007      	beq.n	80013e6 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013da:	2201      	movs	r2, #1
 80013dc:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2200      	movs	r2, #0
 80013e4:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e019      	b.n	800143e <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d004      	beq.n	8001420 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2220      	movs	r2, #32
 800141a:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	e00e      	b.n	800143e <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2204      	movs	r2, #4
 8001424:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001436:	f043 0304 	orr.w	r3, r3, #4
 800143a:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001470:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <HAL_FLASH_Program+0x74>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001476:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800147a:	f000 f873 	bl	8001564 <FLASH_WaitForLastOperation>
 800147e:	4603      	mov	r3, r0
 8001480:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001482:	7dfb      	ldrb	r3, [r7, #23]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d121      	bne.n	80014cc <HAL_FLASH_Program+0x68>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 8001488:	4a13      	ldr	r2, [pc, #76]	@ (80014d8 <HAL_FLASH_Program+0x74>)
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 800148e:	4b13      	ldr	r3, [pc, #76]	@ (80014dc <HAL_FLASH_Program+0x78>)
 8001490:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001498:	2b02      	cmp	r3, #2
 800149a:	d104      	bne.n	80014a6 <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 800149c:	6879      	ldr	r1, [r7, #4]
 800149e:	68b8      	ldr	r0, [r7, #8]
 80014a0:	f000 f8ae 	bl	8001600 <FLASH_Program_QuadWord>
 80014a4:	e003      	b.n	80014ae <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	68b8      	ldr	r0, [r7, #8]
 80014aa:	f000 f8e5 	bl	8001678 <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80014ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014b2:	f000 f857 	bl	8001564 <FLASH_WaitForLastOperation>
 80014b6:	4603      	mov	r3, r0
 80014b8:	75fb      	strb	r3, [r7, #23]
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
    }
#else
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80014c4:	43db      	mvns	r3, r3
 80014c6:	401a      	ands	r2, r3
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	601a      	str	r2, [r3, #0]
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 80014cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000000c 	.word	0x2000000c
 80014dc:	40022028 	.word	0x40022028

080014e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80014e6:	2300      	movs	r3, #0
 80014e8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80014ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <HAL_FLASH_Unlock+0x40>)
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00d      	beq.n	8001512 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80014f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <HAL_FLASH_Unlock+0x40>)
 80014f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001524 <HAL_FLASH_Unlock+0x44>)
 80014fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80014fc:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <HAL_FLASH_Unlock+0x40>)
 80014fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001528 <HAL_FLASH_Unlock+0x48>)
 8001500:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <HAL_FLASH_Unlock+0x40>)
 8001504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8001512:	79fb      	ldrb	r3, [r7, #7]
}
 8001514:	4618      	mov	r0, r3
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	40022000 	.word	0x40022000
 8001524:	45670123 	.word	0x45670123
 8001528:	cdef89ab 	.word	0xcdef89ab

0800152c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001532:	2300      	movs	r3, #0
 8001534:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 8001536:	4b0a      	ldr	r3, [pc, #40]	@ (8001560 <HAL_FLASH_Lock+0x34>)
 8001538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800153a:	4a09      	ldr	r2, [pc, #36]	@ (8001560 <HAL_FLASH_Lock+0x34>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 8001542:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <HAL_FLASH_Lock+0x34>)
 8001544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8001552:	79fb      	ldrb	r3, [r7, #7]
}
 8001554:	4618      	mov	r0, r3
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	40022000 	.word	0x40022000

08001564 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 800156c:	f7ff fcd6 	bl	8000f1c <HAL_GetTick>
 8001570:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
#else
  reg_sr = &(FLASH_NS->NSSR);
 8001572:	4b20      	ldr	r3, [pc, #128]	@ (80015f4 <FLASH_WaitForLastOperation+0x90>)
 8001574:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001576:	e010      	b.n	800159a <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800157e:	d00c      	beq.n	800159a <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001580:	f7ff fccc 	bl	8000f1c <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	429a      	cmp	r2, r3
 800158e:	d302      	bcc.n	8001596 <FLASH_WaitForLastOperation+0x32>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e027      	b.n	80015ea <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 030b 	and.w	r3, r3, #11
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1e8      	bne.n	8001578 <FLASH_WaitForLastOperation+0x14>

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
#else
  reg_ccr = &(FLASH_NS->NSCCR);
 80015a6:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <FLASH_WaitForLastOperation+0x94>)
 80015a8:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 031e 	and.w	r3, r3, #10354688	@ 0x9e0000
 80015b2:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00c      	beq.n	80015d4 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 80015ba:	4b10      	ldr	r3, [pc, #64]	@ (80015fc <FLASH_WaitForLastOperation+0x98>)
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	4a0e      	ldr	r2, [pc, #56]	@ (80015fc <FLASH_WaitForLastOperation+0x98>)
 80015c4:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	f403 021e 	and.w	r2, r3, #10354688	@ 0x9e0000
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e00a      	b.n	80015ea <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d003      	beq.n	80015e8 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015e6:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40022020 	.word	0x40022020
 80015f8:	40022030 	.word	0x40022030
 80015fc:	2000000c 	.word	0x2000000c

08001600 <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8001600:	b480      	push	{r7}
 8001602:	b08b      	sub	sp, #44	@ 0x2c
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 800160a:	2304      	movs	r3, #4
 800160c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	61fb      	str	r3, [r7, #28]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8001618:	4b16      	ldr	r3, [pc, #88]	@ (8001674 <FLASH_Program_QuadWord+0x74>)
 800161a:	61bb      	str	r3, [r7, #24]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f043 0202 	orr.w	r2, r3, #2
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001628:	f3ef 8310 	mrs	r3, PRIMASK
 800162c:	613b      	str	r3, [r7, #16]
  return(result);
 800162e:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001630:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001632:	b672      	cpsid	i
}
 8001634:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	6a3b      	ldr	r3, [r7, #32]
 800163c:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800163e:	6a3b      	ldr	r3, [r7, #32]
 8001640:	3304      	adds	r3, #4
 8001642:	623b      	str	r3, [r7, #32]
    src_addr++;
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	3304      	adds	r3, #4
 8001648:	61fb      	str	r3, [r7, #28]
    index--;
 800164a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800164e:	3b01      	subs	r3, #1
 8001650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8001654:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1ec      	bne.n	8001636 <FLASH_Program_QuadWord+0x36>
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f383 8810 	msr	PRIMASK, r3
}
 8001666:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001668:	bf00      	nop
 800166a:	372c      	adds	r7, #44	@ 0x2c
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	40022028 	.word	0x40022028

08001678 <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8001682:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <FLASH_Program_HalfWord+0x30>)
 8001684:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f043 0202 	orr.w	r2, r3, #2
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	8812      	ldrh	r2, [r2, #0]
 8001698:	b292      	uxth	r2, r2
 800169a:	801a      	strh	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	40022028 	.word	0x40022028

080016ac <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80016b6:	4b33      	ldr	r3, [pc, #204]	@ (8001784 <HAL_FLASHEx_Erase+0xd8>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d101      	bne.n	80016c2 <HAL_FLASHEx_Erase+0x16>
 80016be:	2302      	movs	r3, #2
 80016c0:	e05c      	b.n	800177c <HAL_FLASHEx_Erase+0xd0>
 80016c2:	4b30      	ldr	r3, [pc, #192]	@ (8001784 <HAL_FLASHEx_Erase+0xd8>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001784 <HAL_FLASHEx_Erase+0xd8>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016d2:	f7ff ff47 	bl	8001564 <FLASH_WaitForLastOperation>
 80016d6:	4603      	mov	r3, r0
 80016d8:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80016da:	7dfb      	ldrb	r3, [r7, #23]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d149      	bne.n	8001774 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a27      	ldr	r2, [pc, #156]	@ (8001784 <HAL_FLASHEx_Erase+0xd8>)
 80016e6:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 80016e8:	4b27      	ldr	r3, [pc, #156]	@ (8001788 <HAL_FLASHEx_Erase+0xdc>)
 80016ea:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016f4:	f248 0208 	movw	r2, #32776	@ 0x8008
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d10b      	bne.n	8001714 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	4618      	mov	r0, r3
 8001702:	f000 f843 	bl	800178c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001706:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800170a:	f7ff ff2b 	bl	8001564 <FLASH_WaitForLastOperation>
 800170e:	4603      	mov	r3, r0
 8001710:	75fb      	strb	r3, [r7, #23]
 8001712:	e025      	b.n	8001760 <HAL_FLASHEx_Erase+0xb4>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800171a:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	e015      	b.n	8001750 <HAL_FLASHEx_Erase+0xa4>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4619      	mov	r1, r3
 800172a:	6938      	ldr	r0, [r7, #16]
 800172c:	f000 f866 	bl	80017fc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001734:	f7ff ff16 	bl	8001564 <FLASH_WaitForLastOperation>
 8001738:	4603      	mov	r3, r0
 800173a:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 800173c:	7dfb      	ldrb	r3, [r7, #23]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	601a      	str	r2, [r3, #0]
          break;
 8001748:	e00a      	b.n	8001760 <HAL_FLASHEx_Erase+0xb4>
           sector_index++)
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	3301      	adds	r3, #1
 800174e:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68da      	ldr	r2, [r3, #12]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4413      	add	r3, r2
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	429a      	cmp	r2, r3
 800175e:	d3e1      	bcc.n	8001724 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800176c:	43db      	mvns	r3, r3
 800176e:	401a      	ands	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001774:	4b03      	ldr	r3, [pc, #12]	@ (8001784 <HAL_FLASHEx_Erase+0xd8>)
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]

  return status;
 800177a:	7dfb      	ldrb	r3, [r7, #23]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	2000000c 	.word	0x2000000c
 8001788:	40022028 	.word	0x40022028

0800178c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8001794:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <FLASH_MassErase+0x6c>)
 8001796:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f003 0303 	and.w	r3, r3, #3
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d108      	bne.n	80017b4 <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017aa:	f043 0320 	orr.w	r3, r3, #32
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 80017b2:	e01b      	b.n	80017ec <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d009      	beq.n	80017d2 <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80017c6:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80017ca:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d007      	beq.n	80017ec <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80017e4:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80017e8:	68fa      	ldr	r2, [r7, #12]
 80017ea:	6013      	str	r3, [r2, #0]
}
 80017ec:	bf00      	nop
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40022028 	.word	0x40022028

080017fc <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8001806:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <FLASH_Erase_Sector+0x6c>)
 8001808:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	2b00      	cmp	r3, #0
 8001812:	d011      	beq.n	8001838 <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800181c:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	019b      	lsls	r3, r3, #6
 800182c:	4313      	orrs	r3, r2
 800182e:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 8001836:	e010      	b.n	800185a <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f423 52fe 	bic.w	r2, r3, #8128	@ 0x1fc0
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	019b      	lsls	r3, r3, #6
 800184c:	4313      	orrs	r3, r2
 800184e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001852:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	6013      	str	r3, [r2, #0]
}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40022028 	.word	0x40022028

0800186c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800187a:	e142      	b.n	8001b02 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	2101      	movs	r1, #1
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	fa01 f303 	lsl.w	r3, r1, r3
 8001888:	4013      	ands	r3, r2
 800188a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8134 	beq.w	8001afc <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d003      	beq.n	80018a4 <HAL_GPIO_Init+0x38>
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2b12      	cmp	r3, #18
 80018a2:	d125      	bne.n	80018f0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	08da      	lsrs	r2, r3, #3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3208      	adds	r2, #8
 80018ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	220f      	movs	r2, #15
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	4013      	ands	r3, r2
 80018c6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	f003 020f 	and.w	r2, r3, #15
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	4313      	orrs	r3, r2
 80018e0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	08da      	lsrs	r2, r3, #3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3208      	adds	r2, #8
 80018ea:	6979      	ldr	r1, [r7, #20]
 80018ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	4013      	ands	r3, r2
 8001906:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f003 0203 	and.w	r2, r3, #3
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	4313      	orrs	r3, r2
 800191c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d00b      	beq.n	8001944 <HAL_GPIO_Init+0xd8>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d007      	beq.n	8001944 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001938:	2b11      	cmp	r3, #17
 800193a:	d003      	beq.n	8001944 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b12      	cmp	r3, #18
 8001942:	d130      	bne.n	80019a6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	2203      	movs	r2, #3
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	697a      	ldr	r2, [r7, #20]
 8001958:	4013      	ands	r3, r2
 800195a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	68da      	ldr	r2, [r3, #12]
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	4313      	orrs	r3, r2
 800196c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800197a:	2201      	movs	r2, #1
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	4013      	ands	r3, r2
 8001988:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	091b      	lsrs	r3, r3, #4
 8001990:	f003 0201 	and.w	r2, r3, #1
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d109      	bne.n	80019c6 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d11b      	bne.n	80019f6 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d017      	beq.n	80019f6 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	2203      	movs	r2, #3
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	43db      	mvns	r3, r3
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	4013      	ands	r3, r2
 80019dc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	689a      	ldr	r2, [r3, #8]
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	697a      	ldr	r2, [r7, #20]
 80019f4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d07c      	beq.n	8001afc <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001a02:	4a47      	ldr	r2, [pc, #284]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3318      	adds	r3, #24
 8001a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	220f      	movs	r2, #15
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	697a      	ldr	r2, [r7, #20]
 8001a22:	4013      	ands	r3, r2
 8001a24:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	0a9a      	lsrs	r2, r3, #10
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b24 <HAL_GPIO_Init+0x2b8>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	f002 0203 	and.w	r2, r2, #3
 8001a34:	00d2      	lsls	r2, r2, #3
 8001a36:	4093      	lsls	r3, r2
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001a3e:	4938      	ldr	r1, [pc, #224]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3318      	adds	r3, #24
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001a4c:	4b34      	ldr	r3, [pc, #208]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	43db      	mvns	r3, r3
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d003      	beq.n	8001a70 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001a70:	4a2b      	ldr	r2, [pc, #172]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001a76:	4b2a      	ldr	r3, [pc, #168]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	4013      	ands	r3, r2
 8001a84:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001a9a:	4a21      	ldr	r2, [pc, #132]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001aa6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001ac6:	4a16      	ldr	r2, [pc, #88]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ad4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	4013      	ands	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d003      	beq.n	8001af4 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001af4:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <HAL_GPIO_Init+0x2b4>)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	3301      	adds	r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f47f aeb5 	bne.w	800187c <HAL_GPIO_Init+0x10>
  }
}
 8001b12:	bf00      	nop
 8001b14:	bf00      	nop
 8001b16:	371c      	adds	r7, #28
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	44022000 	.word	0x44022000
 8001b24:	002f7f7f 	.word	0x002f7f7f

08001b28 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8001b36:	e0a0      	b.n	8001c7a <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	4013      	ands	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 8093 	beq.w	8001c74 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8001b4e:	4a52      	ldr	r2, [pc, #328]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	089b      	lsrs	r3, r3, #2
 8001b54:	3318      	adds	r3, #24
 8001b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b5a:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	220f      	movs	r2, #15
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	0a9a      	lsrs	r2, r3, #10
 8001b74:	4b49      	ldr	r3, [pc, #292]	@ (8001c9c <HAL_GPIO_DeInit+0x174>)
 8001b76:	4013      	ands	r3, r2
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	f002 0203 	and.w	r2, r2, #3
 8001b7e:	00d2      	lsls	r2, r2, #3
 8001b80:	4093      	lsls	r3, r2
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d136      	bne.n	8001bf6 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001b88:	4b43      	ldr	r3, [pc, #268]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001b8a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	4941      	ldr	r1, [pc, #260]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001b94:	4013      	ands	r3, r2
 8001b96:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001b9a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001b9c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	493c      	ldr	r1, [pc, #240]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001bac:	4b3a      	ldr	r3, [pc, #232]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	4938      	ldr	r1, [pc, #224]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8001bba:	4b37      	ldr	r3, [pc, #220]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	4935      	ldr	r1, [pc, #212]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8001bd8:	4a2f      	ldr	r2, [pc, #188]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	089b      	lsrs	r3, r3, #2
 8001bde:	3318      	adds	r3, #24
 8001be0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43da      	mvns	r2, r3
 8001be8:	482b      	ldr	r0, [pc, #172]	@ (8001c98 <HAL_GPIO_DeInit+0x170>)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	089b      	lsrs	r3, r3, #2
 8001bee:	400a      	ands	r2, r1
 8001bf0:	3318      	adds	r3, #24
 8001bf2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	2103      	movs	r1, #3
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	431a      	orrs	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	08da      	lsrs	r2, r3, #3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	3208      	adds	r2, #8
 8001c12:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	f003 0307 	and.w	r3, r3, #7
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	220f      	movs	r2, #15
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	08d2      	lsrs	r2, r2, #3
 8001c2a:	4019      	ands	r1, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3208      	adds	r2, #8
 8001c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	2103      	movs	r1, #3
 8001c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	401a      	ands	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685a      	ldr	r2, [r3, #4]
 8001c4e:	2101      	movs	r1, #1
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	401a      	ands	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	2103      	movs	r1, #3
 8001c68:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	401a      	ands	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	60da      	str	r2, [r3, #12]
    }

    position++;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	3301      	adds	r3, #1
 8001c78:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f47f af58 	bne.w	8001b38 <HAL_GPIO_DeInit+0x10>
  }
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	371c      	adds	r7, #28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	44022000 	.word	0x44022000
 8001c9c:	002f7f7f 	.word	0x002f7f7f

08001ca0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b088      	sub	sp, #32
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d102      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	f000 bc28 	b.w	8002504 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cb4:	4b94      	ldr	r3, [pc, #592]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	f003 0318 	and.w	r3, r3, #24
 8001cbc:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001cbe:	4b92      	ldr	r3, [pc, #584]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0310 	and.w	r3, r3, #16
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d05b      	beq.n	8001d8c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d005      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x46>
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	2b18      	cmp	r3, #24
 8001cde:	d114      	bne.n	8001d0a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d111      	bne.n	8001d0a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d102      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	f000 bc08 	b.w	8002504 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001cf4:	4b84      	ldr	r3, [pc, #528]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	041b      	lsls	r3, r3, #16
 8001d02:	4981      	ldr	r1, [pc, #516]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001d08:	e040      	b.n	8001d8c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d023      	beq.n	8001d5a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001d12:	4b7d      	ldr	r3, [pc, #500]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a7c      	ldr	r2, [pc, #496]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1e:	f7ff f8fd 	bl	8000f1c <HAL_GetTick>
 8001d22:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001d24:	e008      	b.n	8001d38 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001d26:	f7ff f8f9 	bl	8000f1c <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e3e5      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001d38:	4b73      	ldr	r3, [pc, #460]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d0f0      	beq.n	8001d26 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001d44:	4b70      	ldr	r3, [pc, #448]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	041b      	lsls	r3, r3, #16
 8001d52:	496d      	ldr	r1, [pc, #436]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d54:	4313      	orrs	r3, r2
 8001d56:	618b      	str	r3, [r1, #24]
 8001d58:	e018      	b.n	8001d8c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001d5a:	4b6b      	ldr	r3, [pc, #428]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a6a      	ldr	r2, [pc, #424]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7ff f8d9 	bl	8000f1c <HAL_GetTick>
 8001d6a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001d6e:	f7ff f8d5 	bl	8000f1c <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e3c1      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001d80:	4b61      	ldr	r3, [pc, #388]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1f0      	bne.n	8001d6e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80a0 	beq.w	8001eda <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d005      	beq.n	8001dac <HAL_RCC_OscConfig+0x10c>
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	2b18      	cmp	r3, #24
 8001da4:	d109      	bne.n	8001dba <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	2b03      	cmp	r3, #3
 8001daa:	d106      	bne.n	8001dba <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f040 8092 	bne.w	8001eda <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e3a4      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dc2:	d106      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x132>
 8001dc4:	4b50      	ldr	r3, [pc, #320]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a4f      	ldr	r2, [pc, #316]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001dca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dce:	6013      	str	r3, [r2, #0]
 8001dd0:	e058      	b.n	8001e84 <HAL_RCC_OscConfig+0x1e4>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d112      	bne.n	8001e00 <HAL_RCC_OscConfig+0x160>
 8001dda:	4b4b      	ldr	r3, [pc, #300]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a4a      	ldr	r2, [pc, #296]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	4b48      	ldr	r3, [pc, #288]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a47      	ldr	r2, [pc, #284]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001dec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	4b45      	ldr	r3, [pc, #276]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a44      	ldr	r2, [pc, #272]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001df8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	e041      	b.n	8001e84 <HAL_RCC_OscConfig+0x1e4>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e08:	d112      	bne.n	8001e30 <HAL_RCC_OscConfig+0x190>
 8001e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e14:	6013      	str	r3, [r2, #0]
 8001e16:	4b3c      	ldr	r3, [pc, #240]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	4b39      	ldr	r3, [pc, #228]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a38      	ldr	r2, [pc, #224]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	e029      	b.n	8001e84 <HAL_RCC_OscConfig+0x1e4>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001e38:	d112      	bne.n	8001e60 <HAL_RCC_OscConfig+0x1c0>
 8001e3a:	4b33      	ldr	r3, [pc, #204]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a32      	ldr	r2, [pc, #200]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	4b30      	ldr	r3, [pc, #192]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	4b2d      	ldr	r3, [pc, #180]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a2c      	ldr	r2, [pc, #176]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	e011      	b.n	8001e84 <HAL_RCC_OscConfig+0x1e4>
 8001e60:	4b29      	ldr	r3, [pc, #164]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a28      	ldr	r2, [pc, #160]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e6a:	6013      	str	r3, [r2, #0]
 8001e6c:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a25      	ldr	r2, [pc, #148]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e76:	6013      	str	r3, [r2, #0]
 8001e78:	4b23      	ldr	r3, [pc, #140]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a22      	ldr	r2, [pc, #136]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001e7e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8c:	f7ff f846 	bl	8000f1c <HAL_GetTick>
 8001e90:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001e94:	f7ff f842 	bl	8000f1c <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e32e      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ea6:	4b18      	ldr	r3, [pc, #96]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f0      	beq.n	8001e94 <HAL_RCC_OscConfig+0x1f4>
 8001eb2:	e012      	b.n	8001eda <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb4:	f7ff f832 	bl	8000f1c <HAL_GetTick>
 8001eb8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001ebc:	f7ff f82e 	bl	8000f1c <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b64      	cmp	r3, #100	@ 0x64
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e31a      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ece:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <HAL_RCC_OscConfig+0x268>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 809a 	beq.w	800201c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d005      	beq.n	8001efa <HAL_RCC_OscConfig+0x25a>
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	2b18      	cmp	r3, #24
 8001ef2:	d149      	bne.n	8001f88 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d146      	bne.n	8001f88 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d104      	bne.n	8001f0c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e2fe      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
 8001f06:	bf00      	nop
 8001f08:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d11c      	bne.n	8001f4c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001f12:	4b9a      	ldr	r3, [pc, #616]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0218 	and.w	r2, r3, #24
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d014      	beq.n	8001f4c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001f22:	4b96      	ldr	r3, [pc, #600]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 0218 	bic.w	r2, r3, #24
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	4993      	ldr	r1, [pc, #588]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001f34:	f000 fdd0 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001f38:	4b91      	ldr	r3, [pc, #580]	@ (8002180 <HAL_RCC_OscConfig+0x4e0>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe ff63 	bl	8000e08 <HAL_InitTick>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e2db      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4c:	f7fe ffe6 	bl	8000f1c <HAL_GetTick>
 8001f50:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001f54:	f7fe ffe2 	bl	8000f1c <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e2ce      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f66:	4b85      	ldr	r3, [pc, #532]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001f72:	4b82      	ldr	r3, [pc, #520]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	041b      	lsls	r3, r3, #16
 8001f80:	497e      	ldr	r1, [pc, #504]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001f86:	e049      	b.n	800201c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d02c      	beq.n	8001fea <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001f90:	4b7a      	ldr	r3, [pc, #488]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f023 0218 	bic.w	r2, r3, #24
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	4977      	ldr	r1, [pc, #476]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001fa2:	4b76      	ldr	r3, [pc, #472]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a75      	ldr	r2, [pc, #468]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fae:	f7fe ffb5 	bl	8000f1c <HAL_GetTick>
 8001fb2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001fb6:	f7fe ffb1 	bl	8000f1c <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e29d      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fc8:	4b6c      	ldr	r3, [pc, #432]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0f0      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001fd4:	4b69      	ldr	r3, [pc, #420]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	041b      	lsls	r3, r3, #16
 8001fe2:	4966      	ldr	r1, [pc, #408]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	610b      	str	r3, [r1, #16]
 8001fe8:	e018      	b.n	800201c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fea:	4b64      	ldr	r3, [pc, #400]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a63      	ldr	r2, [pc, #396]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff6:	f7fe ff91 	bl	8000f1c <HAL_GetTick>
 8001ffa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ffe:	f7fe ff8d 	bl	8000f1c <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e279      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002010:	4b5a      	ldr	r3, [pc, #360]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1f0      	bne.n	8001ffe <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	2b00      	cmp	r3, #0
 8002026:	d03c      	beq.n	80020a2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d01c      	beq.n	800206a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002030:	4b52      	ldr	r3, [pc, #328]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002032:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002036:	4a51      	ldr	r2, [pc, #324]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002038:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800203c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002040:	f7fe ff6c 	bl	8000f1c <HAL_GetTick>
 8002044:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002048:	f7fe ff68 	bl	8000f1c <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e254      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800205a:	4b48      	ldr	r3, [pc, #288]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 800205c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002060:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d0ef      	beq.n	8002048 <HAL_RCC_OscConfig+0x3a8>
 8002068:	e01b      	b.n	80020a2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800206a:	4b44      	ldr	r3, [pc, #272]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 800206c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002070:	4a42      	ldr	r2, [pc, #264]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002072:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002076:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207a:	f7fe ff4f 	bl	8000f1c <HAL_GetTick>
 800207e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002082:	f7fe ff4b 	bl	8000f1c <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b02      	cmp	r3, #2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e237      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002094:	4b39      	ldr	r3, [pc, #228]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002096:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800209a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1ef      	bne.n	8002082 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	f000 80d2 	beq.w	8002254 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80020b0:	4b34      	ldr	r3, [pc, #208]	@ (8002184 <HAL_RCC_OscConfig+0x4e4>)
 80020b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d118      	bne.n	80020ee <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80020bc:	4b31      	ldr	r3, [pc, #196]	@ (8002184 <HAL_RCC_OscConfig+0x4e4>)
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	4a30      	ldr	r2, [pc, #192]	@ (8002184 <HAL_RCC_OscConfig+0x4e4>)
 80020c2:	f043 0301 	orr.w	r3, r3, #1
 80020c6:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c8:	f7fe ff28 	bl	8000f1c <HAL_GetTick>
 80020cc:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d0:	f7fe ff24 	bl	8000f1c <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e210      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80020e2:	4b28      	ldr	r3, [pc, #160]	@ (8002184 <HAL_RCC_OscConfig+0x4e4>)
 80020e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0f0      	beq.n	80020d0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d108      	bne.n	8002108 <HAL_RCC_OscConfig+0x468>
 80020f6:	4b21      	ldr	r3, [pc, #132]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 80020f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020fc:	4a1f      	ldr	r2, [pc, #124]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002106:	e074      	b.n	80021f2 <HAL_RCC_OscConfig+0x552>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d118      	bne.n	8002142 <HAL_RCC_OscConfig+0x4a2>
 8002110:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002112:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002116:	4a19      	ldr	r2, [pc, #100]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002118:	f023 0301 	bic.w	r3, r3, #1
 800211c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002120:	4b16      	ldr	r3, [pc, #88]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002122:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002126:	4a15      	ldr	r2, [pc, #84]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002128:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800212c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002130:	4b12      	ldr	r3, [pc, #72]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002132:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002136:	4a11      	ldr	r2, [pc, #68]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002138:	f023 0304 	bic.w	r3, r3, #4
 800213c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002140:	e057      	b.n	80021f2 <HAL_RCC_OscConfig+0x552>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	2b05      	cmp	r3, #5
 8002148:	d11e      	bne.n	8002188 <HAL_RCC_OscConfig+0x4e8>
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 800214c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002150:	4a0a      	ldr	r2, [pc, #40]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002152:	f043 0304 	orr.w	r3, r3, #4
 8002156:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800215a:	4b08      	ldr	r3, [pc, #32]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 800215c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002160:	4a06      	ldr	r2, [pc, #24]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002162:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002166:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800216a:	4b04      	ldr	r3, [pc, #16]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 800216c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002170:	4a02      	ldr	r2, [pc, #8]	@ (800217c <HAL_RCC_OscConfig+0x4dc>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800217a:	e03a      	b.n	80021f2 <HAL_RCC_OscConfig+0x552>
 800217c:	44020c00 	.word	0x44020c00
 8002180:	20000004 	.word	0x20000004
 8002184:	44020800 	.word	0x44020800
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2b85      	cmp	r3, #133	@ 0x85
 800218e:	d118      	bne.n	80021c2 <HAL_RCC_OscConfig+0x522>
 8002190:	4ba2      	ldr	r3, [pc, #648]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002192:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002196:	4aa1      	ldr	r2, [pc, #644]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021a0:	4b9e      	ldr	r3, [pc, #632]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021a6:	4a9d      	ldr	r2, [pc, #628]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021b0:	4b9a      	ldr	r3, [pc, #616]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021b6:	4a99      	ldr	r2, [pc, #612]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021c0:	e017      	b.n	80021f2 <HAL_RCC_OscConfig+0x552>
 80021c2:	4b96      	ldr	r3, [pc, #600]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021c8:	4a94      	ldr	r2, [pc, #592]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021ca:	f023 0301 	bic.w	r3, r3, #1
 80021ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021d2:	4b92      	ldr	r3, [pc, #584]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021d8:	4a90      	ldr	r2, [pc, #576]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021da:	f023 0304 	bic.w	r3, r3, #4
 80021de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021e2:	4b8e      	ldr	r3, [pc, #568]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021e8:	4a8c      	ldr	r2, [pc, #560]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80021ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d016      	beq.n	8002228 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fa:	f7fe fe8f 	bl	8000f1c <HAL_GetTick>
 80021fe:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002200:	e00a      	b.n	8002218 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002202:	f7fe fe8b 	bl	8000f1c <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002210:	4293      	cmp	r3, r2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e175      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002218:	4b80      	ldr	r3, [pc, #512]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800221a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0ed      	beq.n	8002202 <HAL_RCC_OscConfig+0x562>
 8002226:	e015      	b.n	8002254 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002228:	f7fe fe78 	bl	8000f1c <HAL_GetTick>
 800222c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800222e:	e00a      	b.n	8002246 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002230:	f7fe fe74 	bl	8000f1c <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e15e      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002246:	4b75      	ldr	r3, [pc, #468]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1ed      	bne.n	8002230 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0320 	and.w	r3, r3, #32
 800225c:	2b00      	cmp	r3, #0
 800225e:	d036      	beq.n	80022ce <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002264:	2b00      	cmp	r3, #0
 8002266:	d019      	beq.n	800229c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002268:	4b6c      	ldr	r3, [pc, #432]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a6b      	ldr	r2, [pc, #428]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800226e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002272:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002274:	f7fe fe52 	bl	8000f1c <HAL_GetTick>
 8002278:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800227c:	f7fe fe4e 	bl	8000f1c <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e13a      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800228e:	4b63      	ldr	r3, [pc, #396]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0x5dc>
 800229a:	e018      	b.n	80022ce <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800229c:	4b5f      	ldr	r3, [pc, #380]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a5e      	ldr	r2, [pc, #376]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80022a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a8:	f7fe fe38 	bl	8000f1c <HAL_GetTick>
 80022ac:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80022b0:	f7fe fe34 	bl	8000f1c <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e120      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80022c2:	4b56      	ldr	r3, [pc, #344]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 8115 	beq.w	8002502 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	2b18      	cmp	r3, #24
 80022dc:	f000 80af 	beq.w	800243e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	f040 8086 	bne.w	80023f6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80022ea:	4b4c      	ldr	r3, [pc, #304]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a4b      	ldr	r2, [pc, #300]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80022f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f6:	f7fe fe11 	bl	8000f1c <HAL_GetTick>
 80022fa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80022fe:	f7fe fe0d 	bl	8000f1c <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e0f9      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002310:	4b42      	ldr	r3, [pc, #264]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1f0      	bne.n	80022fe <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 800231c:	4b3f      	ldr	r3, [pc, #252]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002324:	f023 0303 	bic.w	r3, r3, #3
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002330:	0212      	lsls	r2, r2, #8
 8002332:	430a      	orrs	r2, r1
 8002334:	4939      	ldr	r1, [pc, #228]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002336:	4313      	orrs	r3, r2
 8002338:	628b      	str	r3, [r1, #40]	@ 0x28
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800233e:	3b01      	subs	r3, #1
 8002340:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002348:	3b01      	subs	r3, #1
 800234a:	025b      	lsls	r3, r3, #9
 800234c:	b29b      	uxth	r3, r3
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002354:	3b01      	subs	r3, #1
 8002356:	041b      	lsls	r3, r3, #16
 8002358:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800235c:	431a      	orrs	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002362:	3b01      	subs	r3, #1
 8002364:	061b      	lsls	r3, r3, #24
 8002366:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800236a:	492c      	ldr	r1, [pc, #176]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800236c:	4313      	orrs	r3, r2
 800236e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002370:	4b2a      	ldr	r3, [pc, #168]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002374:	4a29      	ldr	r2, [pc, #164]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002376:	f023 0310 	bic.w	r3, r3, #16
 800237a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002380:	4a26      	ldr	r2, [pc, #152]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002386:	4b25      	ldr	r3, [pc, #148]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238a:	4a24      	ldr	r2, [pc, #144]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 800238c:	f043 0310 	orr.w	r3, r3, #16
 8002390:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002392:	4b22      	ldr	r3, [pc, #136]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 8002394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002396:	f023 020c 	bic.w	r2, r3, #12
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239e:	491f      	ldr	r1, [pc, #124]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80023a4:	4b1d      	ldr	r3, [pc, #116]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a8:	f023 0220 	bic.w	r2, r3, #32
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023b0:	491a      	ldr	r1, [pc, #104]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80023b6:	4b19      	ldr	r3, [pc, #100]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ba:	4a18      	ldr	r2, [pc, #96]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80023c2:	4b16      	ldr	r3, [pc, #88]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a15      	ldr	r2, [pc, #84]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ce:	f7fe fda5 	bl	8000f1c <HAL_GetTick>
 80023d2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80023d6:	f7fe fda1 	bl	8000f1c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e08d      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80023e8:	4b0c      	ldr	r3, [pc, #48]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0f0      	beq.n	80023d6 <HAL_RCC_OscConfig+0x736>
 80023f4:	e085      	b.n	8002502 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80023f6:	4b09      	ldr	r3, [pc, #36]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a08      	ldr	r2, [pc, #32]	@ (800241c <HAL_RCC_OscConfig+0x77c>)
 80023fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002400:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002402:	f7fe fd8b 	bl	8000f1c <HAL_GetTick>
 8002406:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002408:	e00a      	b.n	8002420 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800240a:	f7fe fd87 	bl	8000f1c <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d903      	bls.n	8002420 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e073      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
 800241c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002420:	4b3a      	ldr	r3, [pc, #232]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1ee      	bne.n	800240a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800242c:	4b37      	ldr	r3, [pc, #220]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 800242e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002430:	4a36      	ldr	r2, [pc, #216]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 8002432:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002436:	f023 0303 	bic.w	r3, r3, #3
 800243a:	6293      	str	r3, [r2, #40]	@ 0x28
 800243c:	e061      	b.n	8002502 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800243e:	4b33      	ldr	r3, [pc, #204]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 8002440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002442:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002444:	4b31      	ldr	r3, [pc, #196]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 8002446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002448:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244e:	2b01      	cmp	r3, #1
 8002450:	d031      	beq.n	80024b6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	f003 0203 	and.w	r2, r3, #3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800245c:	429a      	cmp	r2, r3
 800245e:	d12a      	bne.n	80024b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	0a1b      	lsrs	r3, r3, #8
 8002464:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d122      	bne.n	80024b6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800247a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d11a      	bne.n	80024b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	0a5b      	lsrs	r3, r3, #9
 8002484:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800248c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d111      	bne.n	80024b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	0c1b      	lsrs	r3, r3, #16
 8002496:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800249e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d108      	bne.n	80024b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	0e1b      	lsrs	r3, r3, #24
 80024a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d001      	beq.n	80024ba <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e024      	b.n	8002504 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80024ba:	4b14      	ldr	r3, [pc, #80]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 80024bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024be:	08db      	lsrs	r3, r3, #3
 80024c0:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d01a      	beq.n	8002502 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80024cc:	4b0f      	ldr	r3, [pc, #60]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 80024ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d0:	4a0e      	ldr	r2, [pc, #56]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 80024d2:	f023 0310 	bic.w	r3, r3, #16
 80024d6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d8:	f7fe fd20 	bl	8000f1c <HAL_GetTick>
 80024dc:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80024de:	bf00      	nop
 80024e0:	f7fe fd1c 	bl	8000f1c <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d0f9      	beq.n	80024e0 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f0:	4a06      	ldr	r2, [pc, #24]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80024f6:	4b05      	ldr	r3, [pc, #20]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 80024f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fa:	4a04      	ldr	r2, [pc, #16]	@ (800250c <HAL_RCC_OscConfig+0x86c>)
 80024fc:	f043 0310 	orr.w	r3, r3, #16
 8002500:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3720      	adds	r7, #32
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	44020c00 	.word	0x44020c00

08002510 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e19e      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002524:	4b83      	ldr	r3, [pc, #524]	@ (8002734 <HAL_RCC_ClockConfig+0x224>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 030f 	and.w	r3, r3, #15
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d910      	bls.n	8002554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b80      	ldr	r3, [pc, #512]	@ (8002734 <HAL_RCC_ClockConfig+0x224>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 020f 	bic.w	r2, r3, #15
 800253a:	497e      	ldr	r1, [pc, #504]	@ (8002734 <HAL_RCC_ClockConfig+0x224>)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002542:	4b7c      	ldr	r3, [pc, #496]	@ (8002734 <HAL_RCC_ClockConfig+0x224>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 030f 	and.w	r3, r3, #15
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d001      	beq.n	8002554 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e186      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0310 	and.w	r3, r3, #16
 800255c:	2b00      	cmp	r3, #0
 800255e:	d012      	beq.n	8002586 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	695a      	ldr	r2, [r3, #20]
 8002564:	4b74      	ldr	r3, [pc, #464]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	0a1b      	lsrs	r3, r3, #8
 800256a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800256e:	429a      	cmp	r2, r3
 8002570:	d909      	bls.n	8002586 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002572:	4b71      	ldr	r3, [pc, #452]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	496d      	ldr	r1, [pc, #436]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002582:	4313      	orrs	r3, r2
 8002584:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d012      	beq.n	80025b8 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	4b68      	ldr	r3, [pc, #416]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	091b      	lsrs	r3, r3, #4
 800259c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d909      	bls.n	80025b8 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80025a4:	4b64      	ldr	r3, [pc, #400]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	4961      	ldr	r1, [pc, #388]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d010      	beq.n	80025e6 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d908      	bls.n	80025e6 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80025d4:	4b58      	ldr	r3, [pc, #352]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80025d6:	6a1b      	ldr	r3, [r3, #32]
 80025d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	4955      	ldr	r1, [pc, #340]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d010      	beq.n	8002614 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	4b50      	ldr	r3, [pc, #320]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	f003 030f 	and.w	r3, r3, #15
 80025fe:	429a      	cmp	r2, r3
 8002600:	d908      	bls.n	8002614 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002602:	4b4d      	ldr	r3, [pc, #308]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	f023 020f 	bic.w	r2, r3, #15
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	494a      	ldr	r1, [pc, #296]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002610:	4313      	orrs	r3, r2
 8002612:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	f000 8093 	beq.w	8002748 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b03      	cmp	r3, #3
 8002628:	d107      	bne.n	800263a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800262a:	4b43      	ldr	r3, [pc, #268]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d121      	bne.n	800267a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e113      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d107      	bne.n	8002652 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002642:	4b3d      	ldr	r3, [pc, #244]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d115      	bne.n	800267a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e107      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d107      	bne.n	800266a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800265a:	4b37      	ldr	r3, [pc, #220]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002662:	2b00      	cmp	r3, #0
 8002664:	d109      	bne.n	800267a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e0fb      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800266a:	4b33      	ldr	r3, [pc, #204]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e0f3      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800267a:	4b2f      	ldr	r3, [pc, #188]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f023 0203 	bic.w	r2, r3, #3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	492c      	ldr	r1, [pc, #176]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002688:	4313      	orrs	r3, r2
 800268a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800268c:	f7fe fc46 	bl	8000f1c <HAL_GetTick>
 8002690:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b03      	cmp	r3, #3
 8002698:	d112      	bne.n	80026c0 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800269a:	e00a      	b.n	80026b2 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800269c:	f7fe fc3e 	bl	8000f1c <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e0d7      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026b2:	4b21      	ldr	r3, [pc, #132]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	f003 0318 	and.w	r3, r3, #24
 80026ba:	2b18      	cmp	r3, #24
 80026bc:	d1ee      	bne.n	800269c <HAL_RCC_ClockConfig+0x18c>
 80026be:	e043      	b.n	8002748 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d112      	bne.n	80026ee <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026c8:	e00a      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80026ca:	f7fe fc27 	bl	8000f1c <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d8:	4293      	cmp	r3, r2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e0c0      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026e0:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	f003 0318 	and.w	r3, r3, #24
 80026e8:	2b10      	cmp	r3, #16
 80026ea:	d1ee      	bne.n	80026ca <HAL_RCC_ClockConfig+0x1ba>
 80026ec:	e02c      	b.n	8002748 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d122      	bne.n	800273c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80026f6:	e00a      	b.n	800270e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80026f8:	f7fe fc10 	bl	8000f1c <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002706:	4293      	cmp	r3, r2
 8002708:	d901      	bls.n	800270e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e0a9      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800270e:	4b0a      	ldr	r3, [pc, #40]	@ (8002738 <HAL_RCC_ClockConfig+0x228>)
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	f003 0318 	and.w	r3, r3, #24
 8002716:	2b08      	cmp	r3, #8
 8002718:	d1ee      	bne.n	80026f8 <HAL_RCC_ClockConfig+0x1e8>
 800271a:	e015      	b.n	8002748 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800271c:	f7fe fbfe 	bl	8000f1c <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272a:	4293      	cmp	r3, r2
 800272c:	d906      	bls.n	800273c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e097      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
 8002732:	bf00      	nop
 8002734:	40022000 	.word	0x40022000
 8002738:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800273c:	4b4b      	ldr	r3, [pc, #300]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	f003 0318 	and.w	r3, r3, #24
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1e9      	bne.n	800271c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d010      	beq.n	8002776 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	4b44      	ldr	r3, [pc, #272]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	f003 030f 	and.w	r3, r3, #15
 8002760:	429a      	cmp	r2, r3
 8002762:	d208      	bcs.n	8002776 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002764:	4b41      	ldr	r3, [pc, #260]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	f023 020f 	bic.w	r2, r3, #15
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	493e      	ldr	r1, [pc, #248]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002772:	4313      	orrs	r3, r2
 8002774:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002776:	4b3e      	ldr	r3, [pc, #248]	@ (8002870 <HAL_RCC_ClockConfig+0x360>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 030f 	and.w	r3, r3, #15
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d210      	bcs.n	80027a6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002784:	4b3a      	ldr	r3, [pc, #232]	@ (8002870 <HAL_RCC_ClockConfig+0x360>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f023 020f 	bic.w	r2, r3, #15
 800278c:	4938      	ldr	r1, [pc, #224]	@ (8002870 <HAL_RCC_ClockConfig+0x360>)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	4313      	orrs	r3, r2
 8002792:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002794:	4b36      	ldr	r3, [pc, #216]	@ (8002870 <HAL_RCC_ClockConfig+0x360>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 030f 	and.w	r3, r3, #15
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d001      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e05d      	b.n	8002862 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d010      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68da      	ldr	r2, [r3, #12]
 80027b6:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027be:	429a      	cmp	r2, r3
 80027c0:	d208      	bcs.n	80027d4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80027c2:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	4927      	ldr	r1, [pc, #156]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0308 	and.w	r3, r3, #8
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d012      	beq.n	8002806 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	4b21      	ldr	r3, [pc, #132]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	091b      	lsrs	r3, r3, #4
 80027ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d209      	bcs.n	8002806 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80027f2:	4b1e      	ldr	r3, [pc, #120]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	011b      	lsls	r3, r3, #4
 8002800:	491a      	ldr	r1, [pc, #104]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002802:	4313      	orrs	r3, r2
 8002804:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0310 	and.w	r3, r3, #16
 800280e:	2b00      	cmp	r3, #0
 8002810:	d012      	beq.n	8002838 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695a      	ldr	r2, [r3, #20]
 8002816:	4b15      	ldr	r3, [pc, #84]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	0a1b      	lsrs	r3, r3, #8
 800281c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002820:	429a      	cmp	r2, r3
 8002822:	d209      	bcs.n	8002838 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002824:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	490e      	ldr	r1, [pc, #56]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002834:	4313      	orrs	r3, r2
 8002836:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002838:	f000 f822 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 800283c:	4602      	mov	r2, r0
 800283e:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <HAL_RCC_ClockConfig+0x35c>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	490b      	ldr	r1, [pc, #44]	@ (8002874 <HAL_RCC_ClockConfig+0x364>)
 8002848:	5ccb      	ldrb	r3, [r1, r3]
 800284a:	fa22 f303 	lsr.w	r3, r2, r3
 800284e:	4a0a      	ldr	r2, [pc, #40]	@ (8002878 <HAL_RCC_ClockConfig+0x368>)
 8002850:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_RCC_ClockConfig+0x36c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7fe fad6 	bl	8000e08 <HAL_InitTick>
 800285c:	4603      	mov	r3, r0
 800285e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002860:	7afb      	ldrb	r3, [r7, #11]
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	44020c00 	.word	0x44020c00
 8002870:	40022000 	.word	0x40022000
 8002874:	08008a34 	.word	0x08008a34
 8002878:	20000000 	.word	0x20000000
 800287c:	20000004 	.word	0x20000004

08002880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002880:	b480      	push	{r7}
 8002882:	b089      	sub	sp, #36	@ 0x24
 8002884:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002886:	4b8c      	ldr	r3, [pc, #560]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	f003 0318 	and.w	r3, r3, #24
 800288e:	2b08      	cmp	r3, #8
 8002890:	d102      	bne.n	8002898 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002892:	4b8a      	ldr	r3, [pc, #552]	@ (8002abc <HAL_RCC_GetSysClockFreq+0x23c>)
 8002894:	61fb      	str	r3, [r7, #28]
 8002896:	e107      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002898:	4b87      	ldr	r3, [pc, #540]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	f003 0318 	and.w	r3, r3, #24
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d112      	bne.n	80028ca <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80028a4:	4b84      	ldr	r3, [pc, #528]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0320 	and.w	r3, r3, #32
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d009      	beq.n	80028c4 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80028b0:	4b81      	ldr	r3, [pc, #516]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	08db      	lsrs	r3, r3, #3
 80028b6:	f003 0303 	and.w	r3, r3, #3
 80028ba:	4a81      	ldr	r2, [pc, #516]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x240>)
 80028bc:	fa22 f303 	lsr.w	r3, r2, r3
 80028c0:	61fb      	str	r3, [r7, #28]
 80028c2:	e0f1      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80028c4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x240>)
 80028c6:	61fb      	str	r3, [r7, #28]
 80028c8:	e0ee      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028ca:	4b7b      	ldr	r3, [pc, #492]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f003 0318 	and.w	r3, r3, #24
 80028d2:	2b10      	cmp	r3, #16
 80028d4:	d102      	bne.n	80028dc <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028d6:	4b7b      	ldr	r3, [pc, #492]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0x244>)
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	e0e5      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028dc:	4b76      	ldr	r3, [pc, #472]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	f003 0318 	and.w	r3, r3, #24
 80028e4:	2b18      	cmp	r3, #24
 80028e6:	f040 80dd 	bne.w	8002aa4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80028ea:	4b73      	ldr	r3, [pc, #460]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80028ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ee:	f003 0303 	and.w	r3, r3, #3
 80028f2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80028f4:	4b70      	ldr	r3, [pc, #448]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	0a1b      	lsrs	r3, r3, #8
 80028fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028fe:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002900:	4b6d      	ldr	r3, [pc, #436]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002904:	091b      	lsrs	r3, r3, #4
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800290c:	4b6a      	ldr	r3, [pc, #424]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 800290e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002910:	08db      	lsrs	r3, r3, #3
 8002912:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	fb02 f303 	mul.w	r3, r2, r3
 800291c:	ee07 3a90 	vmov	s15, r3
 8002920:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002924:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80b7 	beq.w	8002a9e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d003      	beq.n	800293e <HAL_RCC_GetSysClockFreq+0xbe>
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b03      	cmp	r3, #3
 800293a:	d056      	beq.n	80029ea <HAL_RCC_GetSysClockFreq+0x16a>
 800293c:	e077      	b.n	8002a2e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800293e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0320 	and.w	r3, r3, #32
 8002946:	2b00      	cmp	r3, #0
 8002948:	d02d      	beq.n	80029a6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800294a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	08db      	lsrs	r3, r3, #3
 8002950:	f003 0303 	and.w	r3, r3, #3
 8002954:	4a5a      	ldr	r2, [pc, #360]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x240>)
 8002956:	fa22 f303 	lsr.w	r3, r2, r3
 800295a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	ee07 3a90 	vmov	s15, r3
 8002962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	ee07 3a90 	vmov	s15, r3
 800296c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002970:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002974:	4b50      	ldr	r3, [pc, #320]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800297c:	ee07 3a90 	vmov	s15, r3
 8002980:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002984:	ed97 6a02 	vldr	s12, [r7, #8]
 8002988:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002ac8 <HAL_RCC_GetSysClockFreq+0x248>
 800298c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002990:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002994:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002998:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800299c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80029a4:	e065      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	ee07 3a90 	vmov	s15, r3
 80029ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029b0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002acc <HAL_RCC_GetSysClockFreq+0x24c>
 80029b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029b8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80029ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029c0:	ee07 3a90 	vmov	s15, r3
 80029c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80029c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80029cc:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002ac8 <HAL_RCC_GetSysClockFreq+0x248>
 80029d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80029d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80029e8:	e043      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	ee07 3a90 	vmov	s15, r3
 80029f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029f4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002ad0 <HAL_RCC_GetSysClockFreq+0x250>
 80029f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029fc:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 80029fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a04:	ee07 3a90 	vmov	s15, r3
 8002a08:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a0c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a10:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002ac8 <HAL_RCC_GetSysClockFreq+0x248>
 8002a14:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a18:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a20:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a28:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002a2c:	e021      	b.n	8002a72 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	ee07 3a90 	vmov	s15, r3
 8002a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a38:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002ad4 <HAL_RCC_GetSysClockFreq+0x254>
 8002a3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a40:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a48:	ee07 3a90 	vmov	s15, r3
 8002a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a50:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a54:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002ac8 <HAL_RCC_GetSysClockFreq+0x248>
 8002a58:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a64:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a6c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002a70:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8002a72:	4b11      	ldr	r3, [pc, #68]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x238>)
 8002a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a76:	0a5b      	lsrs	r3, r3, #9
 8002a78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	ee07 3a90 	vmov	s15, r3
 8002a86:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a8a:	edd7 6a06 	vldr	s13, [r7, #24]
 8002a8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a96:	ee17 3a90 	vmov	r3, s15
 8002a9a:	61fb      	str	r3, [r7, #28]
 8002a9c:	e004      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
 8002aa2:	e001      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002aa4:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0x240>)
 8002aa6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002aa8:	69fb      	ldr	r3, [r7, #28]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3724      	adds	r7, #36	@ 0x24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	44020c00 	.word	0x44020c00
 8002abc:	003d0900 	.word	0x003d0900
 8002ac0:	03d09000 	.word	0x03d09000
 8002ac4:	007a1200 	.word	0x007a1200
 8002ac8:	46000000 	.word	0x46000000
 8002acc:	4c742400 	.word	0x4c742400
 8002ad0:	4af42400 	.word	0x4af42400
 8002ad4:	4a742400 	.word	0x4a742400

08002ad8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002adc:	f7ff fed0 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b08      	ldr	r3, [pc, #32]	@ (8002b04 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002ae6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002aea:	4907      	ldr	r1, [pc, #28]	@ (8002b08 <HAL_RCC_GetHCLKFreq+0x30>)
 8002aec:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002aee:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002af2:	fa22 f303 	lsr.w	r3, r2, r3
 8002af6:	4a05      	ldr	r2, [pc, #20]	@ (8002b0c <HAL_RCC_GetHCLKFreq+0x34>)
 8002af8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002afa:	4b04      	ldr	r3, [pc, #16]	@ (8002b0c <HAL_RCC_GetHCLKFreq+0x34>)
 8002afc:	681b      	ldr	r3, [r3, #0]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	44020c00 	.word	0x44020c00
 8002b08:	08008a34 	.word	0x08008a34
 8002b0c:	20000000 	.word	0x20000000

08002b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8002b14:	f7ff ffe0 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	4b06      	ldr	r3, [pc, #24]	@ (8002b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	091b      	lsrs	r3, r3, #4
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	4904      	ldr	r1, [pc, #16]	@ (8002b38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b26:	5ccb      	ldrb	r3, [r1, r3]
 8002b28:	f003 031f 	and.w	r3, r3, #31
 8002b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	44020c00 	.word	0x44020c00
 8002b38:	08008a44 	.word	0x08008a44

08002b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8002b40:	f7ff ffca 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8002b44:	4602      	mov	r2, r0
 8002b46:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	0a1b      	lsrs	r3, r3, #8
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	4904      	ldr	r1, [pc, #16]	@ (8002b64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b52:	5ccb      	ldrb	r3, [r1, r3]
 8002b54:	f003 031f 	and.w	r3, r3, #31
 8002b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	44020c00 	.word	0x44020c00
 8002b64:	08008a44 	.word	0x08008a44

08002b68 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002b6c:	f7ff ffb4 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8002b70:	4602      	mov	r2, r0
 8002b72:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <HAL_RCC_GetPCLK3Freq+0x24>)
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	0b1b      	lsrs	r3, r3, #12
 8002b78:	f003 0307 	and.w	r3, r3, #7
 8002b7c:	4904      	ldr	r1, [pc, #16]	@ (8002b90 <HAL_RCC_GetPCLK3Freq+0x28>)
 8002b7e:	5ccb      	ldrb	r3, [r1, r3]
 8002b80:	f003 031f 	and.w	r3, r3, #31
 8002b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	44020c00 	.word	0x44020c00
 8002b90:	08008a44 	.word	0x08008a44

08002b94 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b98:	b0aa      	sub	sp, #168	@ 0xa8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002bac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb4:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002bb8:	2500      	movs	r5, #0
 8002bba:	ea54 0305 	orrs.w	r3, r4, r5
 8002bbe:	d00b      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002bc0:	4bb8      	ldr	r3, [pc, #736]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bc6:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002bca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd0:	4ab4      	ldr	r2, [pc, #720]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bd2:	430b      	orrs	r3, r1
 8002bd4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be0:	f002 0801 	and.w	r8, r2, #1
 8002be4:	f04f 0900 	mov.w	r9, #0
 8002be8:	ea58 0309 	orrs.w	r3, r8, r9
 8002bec:	d038      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002bee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf4:	2b05      	cmp	r3, #5
 8002bf6:	d819      	bhi.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8002c00 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfe:	bf00      	nop
 8002c00:	08002c35 	.word	0x08002c35
 8002c04:	08002c19 	.word	0x08002c19
 8002c08:	08002c2d 	.word	0x08002c2d
 8002c0c:	08002c35 	.word	0x08002c35
 8002c10:	08002c35 	.word	0x08002c35
 8002c14:	08002c35 	.word	0x08002c35
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c1c:	3308      	adds	r3, #8
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f001 fff2 	bl	8004c08 <RCCEx_PLL2_Config>
 8002c24:	4603      	mov	r3, r0
 8002c26:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8002c2a:	e004      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002c32:	e000      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8002c34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c36:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002c3e:	4b99      	ldr	r3, [pc, #612]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c44:	f023 0107 	bic.w	r1, r3, #7
 8002c48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c4e:	4a95      	ldr	r2, [pc, #596]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c50:	430b      	orrs	r3, r1
 8002c52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c56:	e003      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c58:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c5c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c68:	f002 0a02 	and.w	sl, r2, #2
 8002c6c:	f04f 0b00 	mov.w	fp, #0
 8002c70:	ea5a 030b 	orrs.w	r3, sl, fp
 8002c74:	d03c      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002c76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7c:	2b28      	cmp	r3, #40	@ 0x28
 8002c7e:	d01b      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8002c80:	2b28      	cmp	r3, #40	@ 0x28
 8002c82:	d815      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002c84:	2b20      	cmp	r3, #32
 8002c86:	d019      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x128>
 8002c88:	2b20      	cmp	r3, #32
 8002c8a:	d811      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002c8c:	2b18      	cmp	r3, #24
 8002c8e:	d017      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002c90:	2b18      	cmp	r3, #24
 8002c92:	d80d      	bhi.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d015      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d109      	bne.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 ffb0 	bl	8004c08 <RCCEx_PLL2_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002cb6:	e006      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002cb8:	bf00      	nop
 8002cba:	e004      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002cbc:	bf00      	nop
 8002cbe:	e002      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002cc0:	bf00      	nop
 8002cc2:	e000      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002cc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cc6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002cce:	4b75      	ldr	r3, [pc, #468]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002cd4:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002cd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cde:	4a71      	ldr	r2, [pc, #452]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ce0:	430b      	orrs	r3, r1
 8002ce2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002ce6:	e003      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ce8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002cec:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cf0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf8:	f002 0304 	and.w	r3, r2, #4
 8002cfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d00:	2300      	movs	r3, #0
 8002d02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002d06:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	d040      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002d10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d16:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002d1a:	d01e      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8002d1c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002d20:	d817      	bhi.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002d22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d26:	d01a      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002d28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d2c:	d811      	bhi.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002d2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d30:	d017      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002d32:	2bc0      	cmp	r3, #192	@ 0xc0
 8002d34:	d80d      	bhi.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d015      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8002d3a:	2b40      	cmp	r3, #64	@ 0x40
 8002d3c:	d109      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d42:	3308      	adds	r3, #8
 8002d44:	4618      	mov	r0, r3
 8002d46:	f001 ff5f 	bl	8004c08 <RCCEx_PLL2_Config>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002d50:	e00a      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d58:	e006      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002d5a:	bf00      	nop
 8002d5c:	e004      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002d5e:	bf00      	nop
 8002d60:	e002      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002d62:	bf00      	nop
 8002d64:	e000      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002d66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d68:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10c      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002d70:	4b4c      	ldr	r3, [pc, #304]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d76:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d80:	4a48      	ldr	r2, [pc, #288]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d82:	430b      	orrs	r3, r1
 8002d84:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002d88:	e003      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d8a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d8e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002d9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002da2:	2300      	movs	r3, #0
 8002da4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002da8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002dac:	460b      	mov	r3, r1
 8002dae:	4313      	orrs	r3, r2
 8002db0:	d043      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002db2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002dbc:	d021      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002dbe:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002dc2:	d81a      	bhi.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002dc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002dc8:	d01d      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002dca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002dce:	d814      	bhi.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002dd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dd4:	d019      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x276>
 8002dd6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dda:	d80e      	bhi.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d016      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8002de0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002de4:	d109      	bne.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002de6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dea:	3308      	adds	r3, #8
 8002dec:	4618      	mov	r0, r3
 8002dee:	f001 ff0b 	bl	8004c08 <RCCEx_PLL2_Config>
 8002df2:	4603      	mov	r3, r0
 8002df4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002df8:	e00a      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e00:	e006      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002e02:	bf00      	nop
 8002e04:	e004      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002e06:	bf00      	nop
 8002e08:	e002      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002e0a:	bf00      	nop
 8002e0c:	e000      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002e0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10c      	bne.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002e18:	4b22      	ldr	r3, [pc, #136]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e1e:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002e22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e30:	e003      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e32:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e36:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e42:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002e46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e48:	2300      	movs	r3, #0
 8002e4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002e4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002e50:	460b      	mov	r3, r1
 8002e52:	4313      	orrs	r3, r2
 8002e54:	d03e      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002e56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002e60:	d01b      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8002e62:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002e66:	d814      	bhi.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002e68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002e6c:	d017      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8002e6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002e72:	d80e      	bhi.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d017      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002e78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e7c:	d109      	bne.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e82:	3308      	adds	r3, #8
 8002e84:	4618      	mov	r0, r3
 8002e86:	f001 febf 	bl	8004c08 <RCCEx_PLL2_Config>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002e90:	e00b      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e98:	e007      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002e9a:	bf00      	nop
 8002e9c:	e005      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002e9e:	bf00      	nop
 8002ea0:	e003      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x316>
 8002ea2:	bf00      	nop
 8002ea4:	44020c00 	.word	0x44020c00
        break;
 8002ea8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eaa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10c      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002eb2:	4ba5      	ldr	r3, [pc, #660]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002eb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002eb8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002ebc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	4aa1      	ldr	r2, [pc, #644]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002eca:	e003      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ecc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ed0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ed4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002edc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002ee0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	677b      	str	r3, [r7, #116]	@ 0x74
 8002ee6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002eea:	460b      	mov	r3, r1
 8002eec:	4313      	orrs	r3, r2
 8002eee:	d03b      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002ef0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ef4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ef6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002efa:	d01b      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8002efc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002f00:	d814      	bhi.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002f02:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002f06:	d017      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8002f08:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002f0c:	d80e      	bhi.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d014      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002f12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002f16:	d109      	bne.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f1c:	3308      	adds	r3, #8
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f001 fe72 	bl	8004c08 <RCCEx_PLL2_Config>
 8002f24:	4603      	mov	r3, r0
 8002f26:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002f2a:	e008      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002f32:	e004      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002f34:	bf00      	nop
 8002f36:	e002      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002f38:	bf00      	nop
 8002f3a:	e000      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002f3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f3e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10c      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002f46:	4b80      	ldr	r3, [pc, #512]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f48:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002f4c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002f50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f56:	4a7c      	ldr	r2, [pc, #496]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002f5e:	e003      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f64:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002f68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f70:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002f74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f76:	2300      	movs	r3, #0
 8002f78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f7a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4313      	orrs	r3, r2
 8002f82:	d033      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8002f84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f8e:	d015      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002f90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f94:	d80e      	bhi.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d012      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002f9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f9e:	d109      	bne.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fa4:	3308      	adds	r3, #8
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f001 fe2e 	bl	8004c08 <RCCEx_PLL2_Config>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8002fb2:	e006      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002fba:	e002      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002fbc:	bf00      	nop
 8002fbe:	e000      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002fc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fc2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d10c      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002fca:	4b5f      	ldr	r3, [pc, #380]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002fcc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002fd0:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8002fd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fda:	4a5b      	ldr	r2, [pc, #364]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002fdc:	430b      	orrs	r3, r1
 8002fde:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002fe2:	e003      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fe4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002fe8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002fec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	6639      	str	r1, [r7, #96]	@ 0x60
 8002ff8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ffc:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ffe:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003002:	460b      	mov	r3, r1
 8003004:	4313      	orrs	r3, r2
 8003006:	d033      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003008:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800300c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800300e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003012:	d015      	beq.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003018:	d80e      	bhi.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800301a:	2b00      	cmp	r3, #0
 800301c:	d012      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800301e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003022:	d109      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003024:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003028:	3308      	adds	r3, #8
 800302a:	4618      	mov	r0, r3
 800302c:	f001 fdec 	bl	8004c08 <RCCEx_PLL2_Config>
 8003030:	4603      	mov	r3, r0
 8003032:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003036:	e006      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800303e:	e002      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003040:	bf00      	nop
 8003042:	e000      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003044:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003046:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10c      	bne.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 800304e:	4b3e      	ldr	r3, [pc, #248]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003050:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003054:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003058:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800305c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800305e:	4a3a      	ldr	r2, [pc, #232]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003060:	430b      	orrs	r3, r1
 8003062:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003066:	e003      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003068:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800306c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003070:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003078:	2100      	movs	r1, #0
 800307a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800307c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003080:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003082:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003086:	460b      	mov	r3, r1
 8003088:	4313      	orrs	r3, r2
 800308a:	d00e      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800308c:	4b2e      	ldr	r3, [pc, #184]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	4a2d      	ldr	r2, [pc, #180]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003092:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003096:	61d3      	str	r3, [r2, #28]
 8003098:	4b2b      	ldr	r3, [pc, #172]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800309a:	69d9      	ldr	r1, [r3, #28]
 800309c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030a4:	4a28      	ldr	r2, [pc, #160]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80030a6:	430b      	orrs	r3, r1
 80030a8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80030b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80030b8:	2300      	movs	r3, #0
 80030ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80030bc:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80030c0:	460b      	mov	r3, r1
 80030c2:	4313      	orrs	r3, r2
 80030c4:	d046      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80030c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030cc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80030d0:	d021      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x582>
 80030d2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80030d6:	d81a      	bhi.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80030d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030dc:	d01d      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x586>
 80030de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e2:	d814      	bhi.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80030e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030e8:	d019      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x58a>
 80030ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030ee:	d80e      	bhi.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d016      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80030f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030f8:	d109      	bne.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80030fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030fe:	3308      	adds	r3, #8
 8003100:	4618      	mov	r0, r3
 8003102:	f001 fd81 	bl	8004c08 <RCCEx_PLL2_Config>
 8003106:	4603      	mov	r3, r0
 8003108:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800310c:	e00a      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003114:	e006      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003116:	bf00      	nop
 8003118:	e004      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800311a:	bf00      	nop
 800311c:	e002      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800311e:	bf00      	nop
 8003120:	e000      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003122:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003124:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10f      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800312c:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800312e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003132:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003136:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800313a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800313c:	4a02      	ldr	r2, [pc, #8]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800313e:	430b      	orrs	r3, r1
 8003140:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003144:	e006      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003146:	bf00      	nop
 8003148:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003150:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003154:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003160:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003162:	2300      	movs	r3, #0
 8003164:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003166:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800316a:	460b      	mov	r3, r1
 800316c:	4313      	orrs	r3, r2
 800316e:	d043      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003170:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003176:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800317a:	d021      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 800317c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003180:	d81a      	bhi.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003182:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003186:	d01d      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003188:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800318c:	d814      	bhi.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800318e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003192:	d019      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003194:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003198:	d80e      	bhi.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800319a:	2b00      	cmp	r3, #0
 800319c:	d016      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x638>
 800319e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031a2:	d109      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031a8:	3308      	adds	r3, #8
 80031aa:	4618      	mov	r0, r3
 80031ac:	f001 fd2c 	bl	8004c08 <RCCEx_PLL2_Config>
 80031b0:	4603      	mov	r3, r0
 80031b2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80031b6:	e00a      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80031be:	e006      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80031c0:	bf00      	nop
 80031c2:	e004      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80031c4:	bf00      	nop
 80031c6:	e002      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80031c8:	bf00      	nop
 80031ca:	e000      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80031cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031ce:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10c      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80031d6:	4bb6      	ldr	r3, [pc, #728]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80031d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80031dc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80031e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e6:	4ab2      	ldr	r2, [pc, #712]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80031e8:	430b      	orrs	r3, r1
 80031ea:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80031ee:	e003      	b.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031f4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80031f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003200:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003204:	643b      	str	r3, [r7, #64]	@ 0x40
 8003206:	2300      	movs	r3, #0
 8003208:	647b      	str	r3, [r7, #68]	@ 0x44
 800320a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800320e:	460b      	mov	r3, r1
 8003210:	4313      	orrs	r3, r2
 8003212:	d030      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003214:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003218:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800321a:	2b05      	cmp	r3, #5
 800321c:	d80f      	bhi.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 800321e:	2b03      	cmp	r3, #3
 8003220:	d211      	bcs.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003222:	2b01      	cmp	r3, #1
 8003224:	d911      	bls.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003226:	2b02      	cmp	r3, #2
 8003228:	d109      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800322a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800322e:	3308      	adds	r3, #8
 8003230:	4618      	mov	r0, r3
 8003232:	f001 fce9 	bl	8004c08 <RCCEx_PLL2_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800323c:	e006      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003244:	e002      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003246:	bf00      	nop
 8003248:	e000      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 800324a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800324c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10c      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003254:	4b96      	ldr	r3, [pc, #600]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003256:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800325a:	f023 0107 	bic.w	r1, r3, #7
 800325e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003264:	4a92      	ldr	r2, [pc, #584]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003266:	430b      	orrs	r3, r1
 8003268:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800326c:	e003      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003272:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003276:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327e:	2100      	movs	r1, #0
 8003280:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003282:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003286:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003288:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800328c:	460b      	mov	r3, r1
 800328e:	4313      	orrs	r3, r2
 8003290:	d022      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003292:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003296:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x714>
 800329c:	2b08      	cmp	r3, #8
 800329e:	d005      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032a6:	e002      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80032a8:	bf00      	nop
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 80032ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80032b6:	4b7e      	ldr	r3, [pc, #504]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80032bc:	f023 0108 	bic.w	r1, r3, #8
 80032c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032c6:	4a7a      	ldr	r2, [pc, #488]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032c8:	430b      	orrs	r3, r1
 80032ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80032ce:	e003      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032d4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80032e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80032e6:	2300      	movs	r3, #0
 80032e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80032ea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80032ee:	460b      	mov	r3, r1
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f000 80b0 	beq.w	8003456 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80032f6:	4b6f      	ldr	r3, [pc, #444]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80032f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fa:	4a6e      	ldr	r2, [pc, #440]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80032fc:	f043 0301 	orr.w	r3, r3, #1
 8003300:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003302:	f7fd fe0b 	bl	8000f1c <HAL_GetTick>
 8003306:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800330a:	e00b      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800330c:	f7fd fe06 	bl	8000f1c <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d903      	bls.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003322:	e005      	b.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003324:	4b63      	ldr	r3, [pc, #396]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0ed      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8003330:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003334:	2b00      	cmp	r3, #0
 8003336:	f040 808a 	bne.w	800344e <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800333a:	4b5d      	ldr	r3, [pc, #372]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800333c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003340:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003344:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003348:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800334c:	2b00      	cmp	r3, #0
 800334e:	d022      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8003350:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003354:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003356:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800335a:	429a      	cmp	r2, r3
 800335c:	d01b      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800335e:	4b54      	ldr	r3, [pc, #336]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003360:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003364:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003368:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800336c:	4b50      	ldr	r3, [pc, #320]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800336e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003372:	4a4f      	ldr	r2, [pc, #316]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003378:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800337c:	4b4c      	ldr	r3, [pc, #304]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800337e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003382:	4a4b      	ldr	r2, [pc, #300]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003384:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003388:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800338c:	4a48      	ldr	r2, [pc, #288]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800338e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003392:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003396:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d019      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a2:	f7fd fdbb 	bl	8000f1c <HAL_GetTick>
 80033a6:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033aa:	e00d      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ac:	f7fd fdb6 	bl	8000f1c <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033bc:	4293      	cmp	r3, r2
 80033be:	d903      	bls.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80033c6:	e006      	b.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033c8:	4b39      	ldr	r3, [pc, #228]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80033ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0ea      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80033d6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d132      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80033de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033ec:	d10f      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80033ee:	4b30      	ldr	r3, [pc, #192]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80033f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033fc:	091b      	lsrs	r3, r3, #4
 80033fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003402:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003406:	4a2a      	ldr	r2, [pc, #168]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003408:	430b      	orrs	r3, r1
 800340a:	61d3      	str	r3, [r2, #28]
 800340c:	e005      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x886>
 800340e:	4b28      	ldr	r3, [pc, #160]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	4a27      	ldr	r2, [pc, #156]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003414:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003418:	61d3      	str	r3, [r2, #28]
 800341a:	4b25      	ldr	r3, [pc, #148]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800341c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003420:	4a23      	ldr	r2, [pc, #140]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003426:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800342a:	4b21      	ldr	r3, [pc, #132]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800342c:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003430:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003436:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800343a:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800343c:	430b      	orrs	r3, r1
 800343e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003442:	e008      	b.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003444:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003448:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 800344c:	e003      	b.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003452:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003456:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003462:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003464:	2300      	movs	r3, #0
 8003466:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003468:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800346c:	460b      	mov	r3, r1
 800346e:	4313      	orrs	r3, r2
 8003470:	d038      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003472:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003478:	2b30      	cmp	r3, #48	@ 0x30
 800347a:	d014      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x912>
 800347c:	2b30      	cmp	r3, #48	@ 0x30
 800347e:	d80e      	bhi.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003480:	2b20      	cmp	r3, #32
 8003482:	d012      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003484:	2b20      	cmp	r3, #32
 8003486:	d80a      	bhi.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800348c:	2b10      	cmp	r3, #16
 800348e:	d106      	bne.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003490:	4b07      	ldr	r3, [pc, #28]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003494:	4a06      	ldr	r2, [pc, #24]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800349a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800349c:	e00d      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80034a4:	e009      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80034a6:	bf00      	nop
 80034a8:	e007      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 80034aa:	bf00      	nop
 80034ac:	e005      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x926>
 80034ae:	bf00      	nop
 80034b0:	44020c00 	.word	0x44020c00
 80034b4:	44020800 	.word	0x44020800
        break;
 80034b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ba:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10c      	bne.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80034c2:	4bb5      	ldr	r3, [pc, #724]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80034c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034c8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d2:	49b1      	ldr	r1, [pc, #708]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80034da:	e003      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034dc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034e0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80034e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ec:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80034f0:	623b      	str	r3, [r7, #32]
 80034f2:	2300      	movs	r3, #0
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80034f6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80034fa:	460b      	mov	r3, r1
 80034fc:	4313      	orrs	r3, r2
 80034fe:	d03c      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003500:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003506:	2b04      	cmp	r3, #4
 8003508:	d81d      	bhi.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 800350a:	a201      	add	r2, pc, #4	@ (adr r2, 8003510 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800350c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003510:	08003525 	.word	0x08003525
 8003514:	08003533 	.word	0x08003533
 8003518:	08003547 	.word	0x08003547
 800351c:	0800354f 	.word	0x0800354f
 8003520:	0800354f 	.word	0x0800354f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003524:	4b9c      	ldr	r3, [pc, #624]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003528:	4a9b      	ldr	r2, [pc, #620]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800352a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800352e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003530:	e00e      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003532:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003536:	3308      	adds	r3, #8
 8003538:	4618      	mov	r0, r3
 800353a:	f001 fb65 	bl	8004c08 <RCCEx_PLL2_Config>
 800353e:	4603      	mov	r3, r0
 8003540:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003544:	e004      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800354c:	e000      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 800354e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003550:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10c      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003558:	4b8f      	ldr	r3, [pc, #572]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800355a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800355e:	f023 0207 	bic.w	r2, r3, #7
 8003562:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003568:	498b      	ldr	r1, [pc, #556]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800356a:	4313      	orrs	r3, r2
 800356c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003570:	e003      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003572:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003576:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800357a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800357e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003582:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003586:	61bb      	str	r3, [r7, #24]
 8003588:	2300      	movs	r3, #0
 800358a:	61fb      	str	r3, [r7, #28]
 800358c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003590:	460b      	mov	r3, r1
 8003592:	4313      	orrs	r3, r2
 8003594:	d03c      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003596:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800359a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800359c:	2b20      	cmp	r3, #32
 800359e:	d01f      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80035a0:	2b20      	cmp	r3, #32
 80035a2:	d819      	bhi.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80035a4:	2b18      	cmp	r3, #24
 80035a6:	d01d      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80035a8:	2b18      	cmp	r3, #24
 80035aa:	d815      	bhi.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d002      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d007      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80035b4:	e010      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035b6:	4b78      	ldr	r3, [pc, #480]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	4a77      	ldr	r2, [pc, #476]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80035c2:	e010      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035c8:	3308      	adds	r3, #8
 80035ca:	4618      	mov	r0, r3
 80035cc:	f001 fb1c 	bl	8004c08 <RCCEx_PLL2_Config>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80035d6:	e006      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80035de:	e002      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80035e0:	bf00      	nop
 80035e2:	e000      	b.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80035e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10c      	bne.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80035ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035f4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80035f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fe:	4966      	ldr	r1, [pc, #408]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003606:	e003      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003608:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800360c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003610:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003618:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	2300      	movs	r3, #0
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003626:	460b      	mov	r3, r1
 8003628:	4313      	orrs	r3, r2
 800362a:	d03e      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800362c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003636:	d020      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800363c:	d819      	bhi.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800363e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003640:	d01d      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003642:	2bc0      	cmp	r3, #192	@ 0xc0
 8003644:	d815      	bhi.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800364a:	2b40      	cmp	r3, #64	@ 0x40
 800364c:	d007      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800364e:	e010      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003650:	4b51      	ldr	r3, [pc, #324]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003654:	4a50      	ldr	r2, [pc, #320]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800365a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800365c:	e010      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800365e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003662:	3308      	adds	r3, #8
 8003664:	4618      	mov	r0, r3
 8003666:	f001 facf 	bl	8004c08 <RCCEx_PLL2_Config>
 800366a:	4603      	mov	r3, r0
 800366c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003670:	e006      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003678:	e002      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800367a:	bf00      	nop
 800367c:	e000      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800367e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003680:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10c      	bne.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003688:	4b43      	ldr	r3, [pc, #268]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800368a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800368e:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003692:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003698:	493f      	ldr	r1, [pc, #252]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800369a:	4313      	orrs	r3, r2
 800369c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80036a0:	e003      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036a6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b2:	2100      	movs	r1, #0
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80036c0:	460b      	mov	r3, r1
 80036c2:	4313      	orrs	r3, r2
 80036c4:	d038      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80036c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d0:	d00e      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80036d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d6:	d815      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d017      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80036dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036e0:	d110      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80036e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80036e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ec:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80036ee:	e00e      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036f4:	3308      	adds	r3, #8
 80036f6:	4618      	mov	r0, r3
 80036f8:	f001 fa86 	bl	8004c08 <RCCEx_PLL2_Config>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003702:	e004      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800370a:	e000      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 800370c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10c      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003716:	4b20      	ldr	r3, [pc, #128]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800371c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003720:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003726:	491c      	ldr	r1, [pc, #112]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800372e:	e003      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003730:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003734:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003738:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	2100      	movs	r1, #0
 8003742:	6039      	str	r1, [r7, #0]
 8003744:	f003 0310 	and.w	r3, r3, #16
 8003748:	607b      	str	r3, [r7, #4]
 800374a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800374e:	460b      	mov	r3, r1
 8003750:	4313      	orrs	r3, r2
 8003752:	d039      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003754:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003758:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800375a:	2b30      	cmp	r3, #48	@ 0x30
 800375c:	d01e      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800375e:	2b30      	cmp	r3, #48	@ 0x30
 8003760:	d815      	bhi.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8003762:	2b10      	cmp	r3, #16
 8003764:	d002      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003766:	2b20      	cmp	r3, #32
 8003768:	d007      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800376a:	e010      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800376c:	4b0a      	ldr	r3, [pc, #40]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800376e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003770:	4a09      	ldr	r2, [pc, #36]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003772:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003776:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003778:	e011      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800377a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800377e:	3308      	adds	r3, #8
 8003780:	4618      	mov	r0, r3
 8003782:	f001 fa41 	bl	8004c08 <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800378c:	e007      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003794:	e003      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003796:	bf00      	nop
 8003798:	44020c00 	.word	0x44020c00
        break;
 800379c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800379e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10c      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80037a6:	4b0c      	ldr	r3, [pc, #48]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80037a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80037ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037b6:	4908      	ldr	r1, [pc, #32]	@ (80037d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80037be:	e003      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037c4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80037c8:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	37a8      	adds	r7, #168	@ 0xa8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037d6:	bf00      	nop
 80037d8:	44020c00 	.word	0x44020c00

080037dc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80037dc:	b480      	push	{r7}
 80037de:	b08b      	sub	sp, #44	@ 0x2c
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80037e4:	4bae      	ldr	r3, [pc, #696]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80037e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ec:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80037ee:	4bac      	ldr	r3, [pc, #688]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80037f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80037f8:	4ba9      	ldr	r3, [pc, #676]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80037fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fc:	0a1b      	lsrs	r3, r3, #8
 80037fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003802:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003804:	4ba6      	ldr	r3, [pc, #664]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003808:	091b      	lsrs	r3, r3, #4
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003810:	4ba3      	ldr	r3, [pc, #652]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	08db      	lsrs	r3, r3, #3
 8003816:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	fb02 f303 	mul.w	r3, r2, r3
 8003820:	ee07 3a90 	vmov	s15, r3
 8003824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003828:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8126 	beq.w	8003a80 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	2b03      	cmp	r3, #3
 8003838:	d053      	beq.n	80038e2 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	2b03      	cmp	r3, #3
 800383e:	d86f      	bhi.n	8003920 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d003      	beq.n	800384e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	2b02      	cmp	r3, #2
 800384a:	d02b      	beq.n	80038a4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800384c:	e068      	b.n	8003920 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800384e:	4b94      	ldr	r3, [pc, #592]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	08db      	lsrs	r3, r3, #3
 8003854:	f003 0303 	and.w	r3, r3, #3
 8003858:	4a92      	ldr	r2, [pc, #584]	@ (8003aa4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800385a:	fa22 f303 	lsr.w	r3, r2, r3
 800385e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	ee07 3a90 	vmov	s15, r3
 8003866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	ee07 3a90 	vmov	s15, r3
 8003870:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003874:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003878:	6a3b      	ldr	r3, [r7, #32]
 800387a:	ee07 3a90 	vmov	s15, r3
 800387e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003882:	ed97 6a04 	vldr	s12, [r7, #16]
 8003886:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800388a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800388e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800389a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800389e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80038a2:	e068      	b.n	8003976 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	ee07 3a90 	vmov	s15, r3
 80038aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ae:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003aac <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80038b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	ee07 3a90 	vmov	s15, r3
 80038bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038c0:	ed97 6a04 	vldr	s12, [r7, #16]
 80038c4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80038c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038dc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80038e0:	e049      	b.n	8003976 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	ee07 3a90 	vmov	s15, r3
 80038e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ec:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003ab0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80038f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038f4:	6a3b      	ldr	r3, [r7, #32]
 80038f6:	ee07 3a90 	vmov	s15, r3
 80038fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038fe:	ed97 6a04 	vldr	s12, [r7, #16]
 8003902:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800390a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800390e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800391e:	e02a      	b.n	8003976 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003920:	4b5f      	ldr	r3, [pc, #380]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	08db      	lsrs	r3, r3, #3
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	4a5e      	ldr	r2, [pc, #376]	@ (8003aa4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800392c:	fa22 f303 	lsr.w	r3, r2, r3
 8003930:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	ee07 3a90 	vmov	s15, r3
 8003938:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	ee07 3a90 	vmov	s15, r3
 8003942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	ee07 3a90 	vmov	s15, r3
 8003950:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003954:	ed97 6a04 	vldr	s12, [r7, #16]
 8003958:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003aa8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800395c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003960:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003964:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003968:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800396c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003970:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003974:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003976:	4b4a      	ldr	r3, [pc, #296]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003982:	d121      	bne.n	80039c8 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003984:	4b46      	ldr	r3, [pc, #280]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003988:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d017      	beq.n	80039c0 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003990:	4b43      	ldr	r3, [pc, #268]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003994:	0a5b      	lsrs	r3, r3, #9
 8003996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800399a:	ee07 3a90 	vmov	s15, r3
 800399e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80039a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80039aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80039ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039b6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	e006      	b.n	80039ce <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	e002      	b.n	80039ce <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80039ce:	4b34      	ldr	r3, [pc, #208]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039da:	d121      	bne.n	8003a20 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80039dc:	4b30      	ldr	r3, [pc, #192]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d017      	beq.n	8003a18 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80039e8:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80039ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ec:	0c1b      	lsrs	r3, r3, #16
 80039ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039f2:	ee07 3a90 	vmov	s15, r3
 80039f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80039fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80039fe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003a02:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a0e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	605a      	str	r2, [r3, #4]
 8003a16:	e006      	b.n	8003a26 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	605a      	str	r2, [r3, #4]
 8003a1e:	e002      	b.n	8003a26 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003a26:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a32:	d121      	bne.n	8003a78 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003a34:	4b1a      	ldr	r3, [pc, #104]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d017      	beq.n	8003a70 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003a40:	4b17      	ldr	r3, [pc, #92]	@ (8003aa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a44:	0e1b      	lsrs	r3, r3, #24
 8003a46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a4a:	ee07 3a90 	vmov	s15, r3
 8003a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8003a52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a56:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003a5a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003a5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a66:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8003a6e:	e010      	b.n	8003a92 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	609a      	str	r2, [r3, #8]
}
 8003a76:	e00c      	b.n	8003a92 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	609a      	str	r2, [r3, #8]
}
 8003a7e:	e008      	b.n	8003a92 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	609a      	str	r2, [r3, #8]
}
 8003a92:	bf00      	nop
 8003a94:	372c      	adds	r7, #44	@ 0x2c
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	44020c00 	.word	0x44020c00
 8003aa4:	03d09000 	.word	0x03d09000
 8003aa8:	46000000 	.word	0x46000000
 8003aac:	4a742400 	.word	0x4a742400
 8003ab0:	4af42400 	.word	0x4af42400

08003ab4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b08b      	sub	sp, #44	@ 0x2c
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003abc:	4bae      	ldr	r3, [pc, #696]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ac4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003ac6:	4bac      	ldr	r3, [pc, #688]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003ad0:	4ba9      	ldr	r3, [pc, #676]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	0a1b      	lsrs	r3, r3, #8
 8003ad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ada:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003adc:	4ba6      	ldr	r3, [pc, #664]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae0:	091b      	lsrs	r3, r3, #4
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003ae8:	4ba3      	ldr	r3, [pc, #652]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aec:	08db      	lsrs	r3, r3, #3
 8003aee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	fb02 f303 	mul.w	r3, r2, r3
 8003af8:	ee07 3a90 	vmov	s15, r3
 8003afc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b00:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 8126 	beq.w	8003d58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d053      	beq.n	8003bba <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d86f      	bhi.n	8003bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d003      	beq.n	8003b26 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d02b      	beq.n	8003b7c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8003b24:	e068      	b.n	8003bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003b26:	4b94      	ldr	r3, [pc, #592]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	08db      	lsrs	r3, r3, #3
 8003b2c:	f003 0303 	and.w	r3, r3, #3
 8003b30:	4a92      	ldr	r2, [pc, #584]	@ (8003d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8003b32:	fa22 f303 	lsr.w	r3, r2, r3
 8003b36:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	ee07 3a90 	vmov	s15, r3
 8003b3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	ee07 3a90 	vmov	s15, r3
 8003b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	ee07 3a90 	vmov	s15, r3
 8003b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b5a:	ed97 6a04 	vldr	s12, [r7, #16]
 8003b5e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003d80 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b76:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003b7a:	e068      	b.n	8003c4e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	ee07 3a90 	vmov	s15, r3
 8003b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b86:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003d84 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8003b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	ee07 3a90 	vmov	s15, r3
 8003b94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b98:	ed97 6a04 	vldr	s12, [r7, #16]
 8003b9c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003d80 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003ba0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ba4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ba8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bb4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003bb8:	e049      	b.n	8003c4e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	ee07 3a90 	vmov	s15, r3
 8003bc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bc4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003d88 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8003bc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd6:	ed97 6a04 	vldr	s12, [r7, #16]
 8003bda:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003d80 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003bf6:	e02a      	b.n	8003c4e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003bf8:	4b5f      	ldr	r3, [pc, #380]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	08db      	lsrs	r3, r3, #3
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	4a5e      	ldr	r2, [pc, #376]	@ (8003d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8003c04:	fa22 f303 	lsr.w	r3, r2, r3
 8003c08:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	ee07 3a90 	vmov	s15, r3
 8003c10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	ee07 3a90 	vmov	s15, r3
 8003c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	ee07 3a90 	vmov	s15, r3
 8003c28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c2c:	ed97 6a04 	vldr	s12, [r7, #16]
 8003c30:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003d80 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003c34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003c4c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c5a:	d121      	bne.n	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003c5c:	4b46      	ldr	r3, [pc, #280]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d017      	beq.n	8003c98 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003c68:	4b43      	ldr	r3, [pc, #268]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6c:	0a5b      	lsrs	r3, r3, #9
 8003c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c72:	ee07 3a90 	vmov	s15, r3
 8003c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8003c7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c7e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003c82:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003c86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c8e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	e006      	b.n	8003ca6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e002      	b.n	8003ca6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003ca6:	4b34      	ldr	r3, [pc, #208]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cb2:	d121      	bne.n	8003cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8003cb4:	4b30      	ldr	r3, [pc, #192]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d017      	beq.n	8003cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc4:	0c1b      	lsrs	r3, r3, #16
 8003cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003cd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cd6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003cda:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ce2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ce6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	605a      	str	r2, [r3, #4]
 8003cee:	e006      	b.n	8003cfe <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	e002      	b.n	8003cfe <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d0a:	d121      	bne.n	8003d50 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8003d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d017      	beq.n	8003d48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003d18:	4b17      	ldr	r3, [pc, #92]	@ (8003d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1c:	0e1b      	lsrs	r3, r3, #24
 8003d1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d22:	ee07 3a90 	vmov	s15, r3
 8003d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8003d2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003d32:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d3e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003d46:	e010      	b.n	8003d6a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	609a      	str	r2, [r3, #8]
}
 8003d4e:	e00c      	b.n	8003d6a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	609a      	str	r2, [r3, #8]
}
 8003d56:	e008      	b.n	8003d6a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	609a      	str	r2, [r3, #8]
}
 8003d6a:	bf00      	nop
 8003d6c:	372c      	adds	r7, #44	@ 0x2c
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	44020c00 	.word	0x44020c00
 8003d7c:	03d09000 	.word	0x03d09000
 8003d80:	46000000 	.word	0x46000000
 8003d84:	4a742400 	.word	0x4a742400
 8003d88:	4af42400 	.word	0x4af42400

08003d8c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b08c      	sub	sp, #48	@ 0x30
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003d96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d9a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8003d9e:	430b      	orrs	r3, r1
 8003da0:	d14b      	bne.n	8003e3a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003da2:	4bc4      	ldr	r3, [pc, #784]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003da8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dac:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003dae:	4bc1      	ldr	r3, [pc, #772]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003db0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d108      	bne.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc2:	d104      	bne.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8003dc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dca:	f000 bf14 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003dce:	4bb9      	ldr	r3, [pc, #740]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003dd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ddc:	d108      	bne.n	8003df0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8003dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de4:	d104      	bne.n	8003df0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8003de6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dec:	f000 bf03 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8003df0:	4bb0      	ldr	r3, [pc, #704]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003dfc:	d119      	bne.n	8003e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8003dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e04:	d115      	bne.n	8003e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003e06:	4bab      	ldr	r3, [pc, #684]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8003e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e12:	d30a      	bcc.n	8003e2a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8003e14:	4ba7      	ldr	r3, [pc, #668]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	0a1b      	lsrs	r3, r3, #8
 8003e1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e1e:	4aa6      	ldr	r2, [pc, #664]	@ (80040b8 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8003e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003e26:	f000 bee6 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003e2e:	f000 bee2 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e36:	f000 bede 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8003e3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e3e:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8003e42:	ea52 0301 	orrs.w	r3, r2, r1
 8003e46:	f000 838e 	beq.w	8004566 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8003e4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e4e:	2a01      	cmp	r2, #1
 8003e50:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8003e54:	f080 86cc 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e5c:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8003e60:	ea52 0301 	orrs.w	r3, r2, r1
 8003e64:	f000 82aa 	beq.w	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8003e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e6c:	2a01      	cmp	r2, #1
 8003e6e:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8003e72:	f080 86bd 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e7a:	f1a3 0110 	sub.w	r1, r3, #16
 8003e7e:	ea52 0301 	orrs.w	r3, r2, r1
 8003e82:	f000 8681 	beq.w	8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8003e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e8a:	2a01      	cmp	r2, #1
 8003e8c:	f173 0310 	sbcs.w	r3, r3, #16
 8003e90:	f080 86ae 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e98:	1f19      	subs	r1, r3, #4
 8003e9a:	ea52 0301 	orrs.w	r3, r2, r1
 8003e9e:	f000 84b1 	beq.w	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8003ea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ea6:	2a01      	cmp	r2, #1
 8003ea8:	f173 0304 	sbcs.w	r3, r3, #4
 8003eac:	f080 86a0 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003eb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003eb4:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	f000 85aa 	beq.w	8004a12 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8003ebe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ec2:	497e      	ldr	r1, [pc, #504]	@ (80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8003ec4:	428a      	cmp	r2, r1
 8003ec6:	f173 0300 	sbcs.w	r3, r3, #0
 8003eca:	f080 8691 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003ece:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ed2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8003ed6:	430b      	orrs	r3, r1
 8003ed8:	f000 8532 	beq.w	8004940 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8003edc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ee0:	4977      	ldr	r1, [pc, #476]	@ (80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8003ee2:	428a      	cmp	r2, r1
 8003ee4:	f173 0300 	sbcs.w	r3, r3, #0
 8003ee8:	f080 8682 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003eec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ef0:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8003ef4:	430b      	orrs	r3, r1
 8003ef6:	f000 84bc 	beq.w	8004872 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8003efa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003efe:	4971      	ldr	r1, [pc, #452]	@ (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8003f00:	428a      	cmp	r2, r1
 8003f02:	f173 0300 	sbcs.w	r3, r3, #0
 8003f06:	f080 8673 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003f0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f0e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8003f12:	430b      	orrs	r3, r1
 8003f14:	f000 85f2 	beq.w	8004afc <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8003f18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f1c:	496a      	ldr	r1, [pc, #424]	@ (80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8003f1e:	428a      	cmp	r2, r1
 8003f20:	f173 0300 	sbcs.w	r3, r3, #0
 8003f24:	f080 8664 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003f28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f2c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8003f30:	430b      	orrs	r3, r1
 8003f32:	f000 81e5 	beq.w	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003f36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f3a:	4964      	ldr	r1, [pc, #400]	@ (80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8003f3c:	428a      	cmp	r2, r1
 8003f3e:	f173 0300 	sbcs.w	r3, r3, #0
 8003f42:	f080 8655 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003f46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f4a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8003f4e:	430b      	orrs	r3, r1
 8003f50:	f000 83cc 	beq.w	80046ec <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8003f54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f58:	495d      	ldr	r1, [pc, #372]	@ (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8003f5a:	428a      	cmp	r2, r1
 8003f5c:	f173 0300 	sbcs.w	r3, r3, #0
 8003f60:	f080 8646 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003f64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f68:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003f6c:	430b      	orrs	r3, r1
 8003f6e:	f000 8331 	beq.w	80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8003f72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f76:	4957      	ldr	r1, [pc, #348]	@ (80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8003f78:	428a      	cmp	r2, r1
 8003f7a:	f173 0300 	sbcs.w	r3, r3, #0
 8003f7e:	f080 8637 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003f82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f86:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8003f8a:	430b      	orrs	r3, r1
 8003f8c:	f000 82bb 	beq.w	8004506 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8003f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f94:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8003f98:	f173 0300 	sbcs.w	r3, r3, #0
 8003f9c:	f080 8628 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003fa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fa4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	f000 826d 	beq.w	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8003fae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fb2:	f244 0101 	movw	r1, #16385	@ 0x4001
 8003fb6:	428a      	cmp	r2, r1
 8003fb8:	f173 0300 	sbcs.w	r3, r3, #0
 8003fbc:	f080 8618 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fc4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	f000 821e 	beq.w	800440a <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8003fce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fd2:	f242 0101 	movw	r1, #8193	@ 0x2001
 8003fd6:	428a      	cmp	r2, r1
 8003fd8:	f173 0300 	sbcs.w	r3, r3, #0
 8003fdc:	f080 8608 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fe4:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	f000 8137 	beq.w	800425c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ff2:	f241 0101 	movw	r1, #4097	@ 0x1001
 8003ff6:	428a      	cmp	r2, r1
 8003ff8:	f173 0300 	sbcs.w	r3, r3, #0
 8003ffc:	f080 85f8 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004000:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004004:	1f11      	subs	r1, r2, #4
 8004006:	430b      	orrs	r3, r1
 8004008:	f000 80d2 	beq.w	80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 800400c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004010:	2a05      	cmp	r2, #5
 8004012:	f173 0300 	sbcs.w	r3, r3, #0
 8004016:	f080 85eb 	bcs.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800401a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800401e:	1e51      	subs	r1, r2, #1
 8004020:	430b      	orrs	r3, r1
 8004022:	d006      	beq.n	8004032 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004024:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004028:	1e91      	subs	r1, r2, #2
 800402a:	430b      	orrs	r3, r1
 800402c:	d06c      	beq.n	8004108 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800402e:	f000 bddf 	b.w	8004bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004032:	4b20      	ldr	r3, [pc, #128]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004034:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800403e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004040:	2b00      	cmp	r3, #0
 8004042:	d104      	bne.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004044:	f7fe fd7a 	bl	8002b3c <HAL_RCC_GetPCLK2Freq>
 8004048:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800404a:	f000 bdd4 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800404e:	4b19      	ldr	r3, [pc, #100]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004056:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800405a:	d10a      	bne.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	2b01      	cmp	r3, #1
 8004060:	d107      	bne.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004062:	f107 030c 	add.w	r3, r7, #12
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff fd24 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004070:	e048      	b.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004072:	4b10      	ldr	r3, [pc, #64]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b02      	cmp	r3, #2
 800407c:	d10c      	bne.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	2b03      	cmp	r3, #3
 8004082:	d109      	bne.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004084:	4b0b      	ldr	r3, [pc, #44]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	08db      	lsrs	r3, r3, #3
 800408a:	f003 0303 	and.w	r3, r3, #3
 800408e:	4a12      	ldr	r2, [pc, #72]	@ (80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004090:	fa22 f303 	lsr.w	r3, r2, r3
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004096:	e035      	b.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004098:	4b06      	ldr	r3, [pc, #24]	@ (80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040a4:	d11c      	bne.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80040a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d119      	bne.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 80040ac:	4b0b      	ldr	r3, [pc, #44]	@ (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80040ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040b0:	e028      	b.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 80040b2:	bf00      	nop
 80040b4:	44020c00 	.word	0x44020c00
 80040b8:	007a1200 	.word	0x007a1200
 80040bc:	20000001 	.word	0x20000001
 80040c0:	10000001 	.word	0x10000001
 80040c4:	08000001 	.word	0x08000001
 80040c8:	04000001 	.word	0x04000001
 80040cc:	00200001 	.word	0x00200001
 80040d0:	00040001 	.word	0x00040001
 80040d4:	00020001 	.word	0x00020001
 80040d8:	03d09000 	.word	0x03d09000
 80040dc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80040e0:	4b9f      	ldr	r3, [pc, #636]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80040e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d106      	bne.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 80040ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f0:	2b05      	cmp	r3, #5
 80040f2:	d103      	bne.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 80040f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040fa:	e003      	b.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004100:	f000 bd79 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004104:	f000 bd77 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004108:	4b95      	ldr	r3, [pc, #596]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800410a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800410e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004112:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004116:	2b00      	cmp	r3, #0
 8004118:	d104      	bne.n	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800411a:	f7fe fcf9 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
 800411e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004120:	f000 bd69 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004124:	4b8e      	ldr	r3, [pc, #568]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800412c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004130:	d10a      	bne.n	8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004134:	2b08      	cmp	r3, #8
 8004136:	d107      	bne.n	8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004138:	f107 030c 	add.w	r3, r7, #12
 800413c:	4618      	mov	r0, r3
 800413e:	f7ff fcb9 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004146:	e031      	b.n	80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004148:	4b85      	ldr	r3, [pc, #532]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b02      	cmp	r3, #2
 8004152:	d10c      	bne.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004156:	2b18      	cmp	r3, #24
 8004158:	d109      	bne.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800415a:	4b81      	ldr	r3, [pc, #516]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	08db      	lsrs	r3, r3, #3
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	4a7f      	ldr	r2, [pc, #508]	@ (8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004166:	fa22 f303 	lsr.w	r3, r2, r3
 800416a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800416c:	e01e      	b.n	80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800416e:	4b7c      	ldr	r3, [pc, #496]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004176:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800417a:	d105      	bne.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 800417c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800417e:	2b20      	cmp	r3, #32
 8004180:	d102      	bne.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004182:	4b79      	ldr	r3, [pc, #484]	@ (8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004184:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004186:	e011      	b.n	80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004188:	4b75      	ldr	r3, [pc, #468]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800418a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b02      	cmp	r3, #2
 8004194:	d106      	bne.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004198:	2b28      	cmp	r3, #40	@ 0x28
 800419a:	d103      	bne.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 800419c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041a2:	e003      	b.n	80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041a8:	f000 bd25 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80041ac:	f000 bd23 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80041b0:	4b6b      	ldr	r3, [pc, #428]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80041b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80041b6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80041ba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80041bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d104      	bne.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80041c2:	f7fe fca5 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
 80041c6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80041c8:	f000 bd15 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80041cc:	4b64      	ldr	r3, [pc, #400]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041d8:	d10a      	bne.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80041da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d107      	bne.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041e0:	f107 030c 	add.w	r3, r7, #12
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7ff fc65 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041ee:	e033      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80041f0:	4b5b      	ldr	r3, [pc, #364]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d10c      	bne.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004200:	d109      	bne.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004202:	4b57      	ldr	r3, [pc, #348]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	08db      	lsrs	r3, r3, #3
 8004208:	f003 0303 	and.w	r3, r3, #3
 800420c:	4a55      	ldr	r2, [pc, #340]	@ (8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800420e:	fa22 f303 	lsr.w	r3, r2, r3
 8004212:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004214:	e020      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004216:	4b52      	ldr	r3, [pc, #328]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800421e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004222:	d106      	bne.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004226:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800422a:	d102      	bne.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 800422c:	4b4e      	ldr	r3, [pc, #312]	@ (8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800422e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004230:	e012      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004232:	4b4b      	ldr	r3, [pc, #300]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b02      	cmp	r3, #2
 800423e:	d107      	bne.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004242:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004246:	d103      	bne.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004248:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800424c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800424e:	e003      	b.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004254:	f000 bccf 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004258:	f000 bccd 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800425c:	4b40      	ldr	r3, [pc, #256]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800425e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004262:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004266:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426a:	2b00      	cmp	r3, #0
 800426c:	d104      	bne.n	8004278 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800426e:	f7fe fc7b 	bl	8002b68 <HAL_RCC_GetPCLK3Freq>
 8004272:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004274:	f000 bcbf 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800427e:	d108      	bne.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004280:	f107 030c 	add.w	r3, r7, #12
 8004284:	4618      	mov	r0, r3
 8004286:	f7ff fc15 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800428e:	f000 bcb2 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004292:	4b33      	ldr	r3, [pc, #204]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0302 	and.w	r3, r3, #2
 800429a:	2b02      	cmp	r3, #2
 800429c:	d10d      	bne.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800429e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042a4:	d109      	bne.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80042a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	08db      	lsrs	r3, r3, #3
 80042ac:	f003 0303 	and.w	r3, r3, #3
 80042b0:	4a2c      	ldr	r2, [pc, #176]	@ (8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80042b2:	fa22 f303 	lsr.w	r3, r2, r3
 80042b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042b8:	e020      	b.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80042ba:	4b29      	ldr	r3, [pc, #164]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042c6:	d106      	bne.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80042c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042ce:	d102      	bne.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80042d0:	4b25      	ldr	r3, [pc, #148]	@ (8004368 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80042d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042d4:	e012      	b.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80042d6:	4b22      	ldr	r3, [pc, #136]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80042d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d107      	bne.n	80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80042ea:	d103      	bne.n	80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80042ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042f2:	e003      	b.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80042f4:	2300      	movs	r3, #0
 80042f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80042f8:	f000 bc7d 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80042fc:	f000 bc7b 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004300:	4b17      	ldr	r3, [pc, #92]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004302:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	2b00      	cmp	r3, #0
 8004310:	d104      	bne.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8004312:	f7fe fbe1 	bl	8002ad8 <HAL_RCC_GetHCLKFreq>
 8004316:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004318:	f000 bc6d 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800431c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431e:	2b01      	cmp	r3, #1
 8004320:	d104      	bne.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004322:	f7fe faad 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 8004326:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004328:	f000 bc65 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800432c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432e:	2b02      	cmp	r3, #2
 8004330:	d108      	bne.n	8004344 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004332:	f107 030c 	add.w	r3, r7, #12
 8004336:	4618      	mov	r0, r3
 8004338:	f7ff fbbc 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004340:	f000 bc59 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004344:	4b06      	ldr	r3, [pc, #24]	@ (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800434c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004350:	d10e      	bne.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8004352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004354:	2b03      	cmp	r3, #3
 8004356:	d10b      	bne.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004358:	4b04      	ldr	r3, [pc, #16]	@ (800436c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800435a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800435c:	e02c      	b.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 800435e:	bf00      	nop
 8004360:	44020c00 	.word	0x44020c00
 8004364:	03d09000 	.word	0x03d09000
 8004368:	003d0900 	.word	0x003d0900
 800436c:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004370:	4b95      	ldr	r3, [pc, #596]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b02      	cmp	r3, #2
 800437a:	d10c      	bne.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 800437c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800437e:	2b04      	cmp	r3, #4
 8004380:	d109      	bne.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004382:	4b91      	ldr	r3, [pc, #580]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	08db      	lsrs	r3, r3, #3
 8004388:	f003 0303 	and.w	r3, r3, #3
 800438c:	4a8f      	ldr	r2, [pc, #572]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800438e:	fa22 f303 	lsr.w	r3, r2, r3
 8004392:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004394:	e010      	b.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004396:	4b8c      	ldr	r3, [pc, #560]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800439e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a2:	d105      	bne.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 80043a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a6:	2b05      	cmp	r3, #5
 80043a8:	d102      	bne.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 80043aa:	4b89      	ldr	r3, [pc, #548]	@ (80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80043ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043ae:	e003      	b.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043b4:	f000 bc1f 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80043b8:	f000 bc1d 	b.w	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80043bc:	4b82      	ldr	r3, [pc, #520]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80043be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80043c8:	4b7f      	ldr	r3, [pc, #508]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80043ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d106      	bne.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80043d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d103      	bne.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80043dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043e2:	e011      	b.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80043e4:	4b78      	ldr	r3, [pc, #480]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80043e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043f2:	d106      	bne.n	8004402 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80043f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d103      	bne.n	8004402 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80043fa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80043fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004400:	e002      	b.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004406:	e3f6      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004408:	e3f5      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800440a:	4b6f      	ldr	r3, [pc, #444]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800440c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004410:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004414:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004418:	2b00      	cmp	r3, #0
 800441a:	d103      	bne.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800441c:	f7fe fb78 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
 8004420:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004422:	e3e8      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004426:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442a:	d107      	bne.n	800443c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800442c:	f107 030c 	add.w	r3, r7, #12
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff fb3f 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800443a:	e3dc      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800443c:	4b62      	ldr	r3, [pc, #392]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b02      	cmp	r3, #2
 8004446:	d10d      	bne.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800444a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800444e:	d109      	bne.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004450:	4b5d      	ldr	r3, [pc, #372]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	08db      	lsrs	r3, r3, #3
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	4a5c      	ldr	r2, [pc, #368]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800445c:	fa22 f303 	lsr.w	r3, r2, r3
 8004460:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004462:	e010      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004464:	4b58      	ldr	r3, [pc, #352]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800446c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004470:	d106      	bne.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004474:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004478:	d102      	bne.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800447a:	4b55      	ldr	r3, [pc, #340]	@ (80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800447c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800447e:	e002      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004484:	e3b7      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004486:	e3b6      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004488:	4b4f      	ldr	r3, [pc, #316]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800448a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800448e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004492:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004496:	2b00      	cmp	r3, #0
 8004498:	d103      	bne.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800449a:	f7fe fb39 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
 800449e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80044a0:	e3a9      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 80044a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044a8:	d107      	bne.n	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80044aa:	f107 030c 	add.w	r3, r7, #12
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7ff fb00 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80044b8:	e39d      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80044ba:	4b43      	ldr	r3, [pc, #268]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d10d      	bne.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80044c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044cc:	d109      	bne.n	80044e2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80044ce:	4b3e      	ldr	r3, [pc, #248]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	08db      	lsrs	r3, r3, #3
 80044d4:	f003 0303 	and.w	r3, r3, #3
 80044d8:	4a3c      	ldr	r2, [pc, #240]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80044da:	fa22 f303 	lsr.w	r3, r2, r3
 80044de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044e0:	e010      	b.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80044e2:	4b39      	ldr	r3, [pc, #228]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044ee:	d106      	bne.n	80044fe <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044f6:	d102      	bne.n	80044fe <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80044f8:	4b35      	ldr	r3, [pc, #212]	@ (80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80044fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044fc:	e002      	b.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80044fe:	2300      	movs	r3, #0
 8004500:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004502:	e378      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004504:	e377      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004506:	4b30      	ldr	r3, [pc, #192]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004508:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800450c:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004510:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8004512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004514:	2b00      	cmp	r3, #0
 8004516:	d103      	bne.n	8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004518:	f7fe fafa 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
 800451c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800451e:	e36a      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004526:	d107      	bne.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004528:	f107 030c 	add.w	r3, r7, #12
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff fac1 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004536:	e35e      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004538:	4b23      	ldr	r3, [pc, #140]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	2b02      	cmp	r3, #2
 8004542:	d10d      	bne.n	8004560 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800454a:	d109      	bne.n	8004560 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800454c:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	08db      	lsrs	r3, r3, #3
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	4a1d      	ldr	r2, [pc, #116]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004558:	fa22 f303 	lsr.w	r3, r2, r3
 800455c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800455e:	e34a      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004564:	e347      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004566:	4b18      	ldr	r3, [pc, #96]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004568:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800456c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004570:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8004572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d103      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004578:	f7fe faf6 	bl	8002b68 <HAL_RCC_GetPCLK3Freq>
 800457c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800457e:	e33a      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004582:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004586:	d107      	bne.n	8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004588:	f107 030c 	add.w	r3, r7, #12
 800458c:	4618      	mov	r0, r3
 800458e:	f7ff fa91 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004596:	e32e      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004598:	4b0b      	ldr	r3, [pc, #44]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d10d      	bne.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 80045a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045aa:	d109      	bne.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045ac:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	08db      	lsrs	r3, r3, #3
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	4a05      	ldr	r2, [pc, #20]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80045b8:	fa22 f303 	lsr.w	r3, r2, r3
 80045bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80045be:	e31a      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80045c0:	2300      	movs	r3, #0
 80045c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80045c4:	e317      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80045c6:	bf00      	nop
 80045c8:	44020c00 	.word	0x44020c00
 80045cc:	03d09000 	.word	0x03d09000
 80045d0:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80045d4:	4b9b      	ldr	r3, [pc, #620]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80045d6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80045da:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045de:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80045e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80045e6:	d044      	beq.n	8004672 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80045e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80045ee:	d879      	bhi.n	80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80045f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045f6:	d02d      	beq.n	8004654 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80045f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045fe:	d871      	bhi.n	80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004602:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004606:	d017      	beq.n	8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8004608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800460e:	d869      	bhi.n	80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	d004      	beq.n	8004620 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8004616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800461c:	d004      	beq.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800461e:	e061      	b.n	80046e4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8004620:	f7fe faa2 	bl	8002b68 <HAL_RCC_GetPCLK3Freq>
 8004624:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004626:	e060      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004628:	f107 030c 	add.w	r3, r7, #12
 800462c:	4618      	mov	r0, r3
 800462e:	f7ff fa41 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004636:	e058      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004638:	4b82      	ldr	r3, [pc, #520]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800463a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b02      	cmp	r3, #2
 8004644:	d103      	bne.n	800464e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004646:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800464a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800464c:	e04d      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800464e:	2300      	movs	r3, #0
 8004650:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004652:	e04a      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004654:	4b7b      	ldr	r3, [pc, #492]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004656:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800465a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800465e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004662:	d103      	bne.n	800466c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8004664:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004668:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800466a:	e03e      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004670:	e03b      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004672:	4b74      	ldr	r3, [pc, #464]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004674:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004678:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800467e:	4b71      	ldr	r3, [pc, #452]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b02      	cmp	r3, #2
 8004688:	d10c      	bne.n	80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	2b00      	cmp	r3, #0
 800468e:	d109      	bne.n	80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004690:	4b6c      	ldr	r3, [pc, #432]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	08db      	lsrs	r3, r3, #3
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	4a6b      	ldr	r2, [pc, #428]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 800469c:	fa22 f303 	lsr.w	r3, r2, r3
 80046a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046a2:	e01e      	b.n	80046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80046a4:	4b67      	ldr	r3, [pc, #412]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b0:	d106      	bne.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b8:	d102      	bne.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80046ba:	4b64      	ldr	r3, [pc, #400]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80046bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046be:	e010      	b.n	80046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80046c0:	4b60      	ldr	r3, [pc, #384]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046cc:	d106      	bne.n	80046dc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046d4:	d102      	bne.n	80046dc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80046d6:	4b5e      	ldr	r3, [pc, #376]	@ (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80046d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046da:	e002      	b.n	80046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80046e0:	e003      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80046e2:	e002      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80046e8:	bf00      	nop
          }
        }
        break;
 80046ea:	e284      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80046ec:	4b55      	ldr	r3, [pc, #340]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80046ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80046f2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80046f6:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80046f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80046fe:	d044      	beq.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8004700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004702:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004706:	d879      	bhi.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800470e:	d02d      	beq.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8004710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004712:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004716:	d871      	bhi.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800471e:	d017      	beq.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8004720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004722:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004726:	d869      	bhi.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472a:	2b00      	cmp	r3, #0
 800472c:	d004      	beq.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800472e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004734:	d004      	beq.n	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004736:	e061      	b.n	80047fc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004738:	f7fe f9ea 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
 800473c:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800473e:	e060      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004740:	f107 030c 	add.w	r3, r7, #12
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff f9b5 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800474e:	e058      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004750:	4b3c      	ldr	r3, [pc, #240]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004752:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b02      	cmp	r3, #2
 800475c:	d103      	bne.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800475e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004764:	e04d      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004766:	2300      	movs	r3, #0
 8004768:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800476a:	e04a      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800476c:	4b35      	ldr	r3, [pc, #212]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800476e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004772:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800477a:	d103      	bne.n	8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 800477c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004780:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004782:	e03e      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004788:	e03b      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800478a:	4b2e      	ldr	r3, [pc, #184]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800478c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004790:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004794:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004796:	4b2b      	ldr	r3, [pc, #172]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d10c      	bne.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d109      	bne.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80047a8:	4b26      	ldr	r3, [pc, #152]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	08db      	lsrs	r3, r3, #3
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	4a25      	ldr	r2, [pc, #148]	@ (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 80047b4:	fa22 f303 	lsr.w	r3, r2, r3
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047ba:	e01e      	b.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80047bc:	4b21      	ldr	r3, [pc, #132]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047c8:	d106      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047d0:	d102      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80047d2:	4b1e      	ldr	r3, [pc, #120]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80047d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d6:	e010      	b.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80047d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047e4:	d106      	bne.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80047e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047ec:	d102      	bne.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80047ee:	4b18      	ldr	r3, [pc, #96]	@ (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80047f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047f2:	e002      	b.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80047f4:	2300      	movs	r3, #0
 80047f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80047f8:	e003      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80047fa:	e002      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80047fc:	2300      	movs	r3, #0
 80047fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004800:	bf00      	nop
          }
        }
        break;
 8004802:	e1f8      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004804:	4b0f      	ldr	r3, [pc, #60]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004806:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800480a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800480e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8004810:	4b0c      	ldr	r3, [pc, #48]	@ (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004818:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800481c:	d105      	bne.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800481e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004820:	2b00      	cmp	r3, #0
 8004822:	d102      	bne.n	800482a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004824:	4b0a      	ldr	r3, [pc, #40]	@ (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004826:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004828:	e1e5      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800482a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004830:	d110      	bne.n	8004854 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004832:	f107 0318 	add.w	r3, r7, #24
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe ffd0 	bl	80037dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004840:	e1d9      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004842:	bf00      	nop
 8004844:	44020c00 	.word	0x44020c00
 8004848:	03d09000 	.word	0x03d09000
 800484c:	003d0900 	.word	0x003d0900
 8004850:	007a1200 	.word	0x007a1200
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004856:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800485a:	d107      	bne.n	800486c <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800485c:	f107 030c 	add.w	r3, r7, #12
 8004860:	4618      	mov	r0, r3
 8004862:	f7ff f927 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800486a:	e1c4      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004870:	e1c1      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004872:	4b9d      	ldr	r3, [pc, #628]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800487e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004880:	2b04      	cmp	r3, #4
 8004882:	d859      	bhi.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8004884:	a201      	add	r2, pc, #4	@ (adr r2, 800488c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488a:	bf00      	nop
 800488c:	080048a1 	.word	0x080048a1
 8004890:	080048b1 	.word	0x080048b1
 8004894:	08004939 	.word	0x08004939
 8004898:	080048c1 	.word	0x080048c1
 800489c:	080048c7 	.word	0x080048c7
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048a0:	f107 0318 	add.w	r3, r7, #24
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7fe ff99 	bl	80037dc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80048ae:	e046      	b.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048b0:	f107 030c 	add.w	r3, r7, #12
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff f8fd 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80048be:	e03e      	b.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80048c0:	4b8a      	ldr	r3, [pc, #552]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80048c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80048c4:	e03b      	b.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80048c6:	4b88      	ldr	r3, [pc, #544]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048cc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80048d0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80048d2:	4b85      	ldr	r3, [pc, #532]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d10c      	bne.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d109      	bne.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048e4:	4b80      	ldr	r3, [pc, #512]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	08db      	lsrs	r3, r3, #3
 80048ea:	f003 0303 	and.w	r3, r3, #3
 80048ee:	4a80      	ldr	r2, [pc, #512]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80048f0:	fa22 f303 	lsr.w	r3, r2, r3
 80048f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f6:	e01e      	b.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80048f8:	4b7b      	ldr	r3, [pc, #492]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004904:	d106      	bne.n	8004914 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800490c:	d102      	bne.n	8004914 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800490e:	4b79      	ldr	r3, [pc, #484]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004910:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004912:	e010      	b.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004914:	4b74      	ldr	r3, [pc, #464]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800491c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004920:	d106      	bne.n	8004930 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004924:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004928:	d102      	bne.n	8004930 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800492a:	4b73      	ldr	r3, [pc, #460]	@ (8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800492c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800492e:	e002      	b.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004934:	e003      	b.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8004936:	e002      	b.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8004938:	2300      	movs	r3, #0
 800493a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800493c:	bf00      	nop
          }
        }
        break;
 800493e:	e15a      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8004940:	4b69      	ldr	r3, [pc, #420]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004946:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800494a:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800494c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494e:	2b20      	cmp	r3, #32
 8004950:	d022      	beq.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8004952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004954:	2b20      	cmp	r3, #32
 8004956:	d858      	bhi.n	8004a0a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495a:	2b18      	cmp	r3, #24
 800495c:	d019      	beq.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800495e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004960:	2b18      	cmp	r3, #24
 8004962:	d852      	bhi.n	8004a0a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800496a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496c:	2b08      	cmp	r3, #8
 800496e:	d008      	beq.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004970:	e04b      	b.n	8004a0a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004972:	f107 0318 	add.w	r3, r7, #24
 8004976:	4618      	mov	r0, r3
 8004978:	f7fe ff30 	bl	80037dc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004980:	e046      	b.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004982:	f107 030c 	add.w	r3, r7, #12
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff f894 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004990:	e03e      	b.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004992:	4b56      	ldr	r3, [pc, #344]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004994:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004996:	e03b      	b.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004998:	4b53      	ldr	r3, [pc, #332]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800499a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800499e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80049a2:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80049a4:	4b50      	ldr	r3, [pc, #320]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d10c      	bne.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 80049b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d109      	bne.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80049b6:	4b4c      	ldr	r3, [pc, #304]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	08db      	lsrs	r3, r3, #3
 80049bc:	f003 0303 	and.w	r3, r3, #3
 80049c0:	4a4b      	ldr	r2, [pc, #300]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80049c2:	fa22 f303 	lsr.w	r3, r2, r3
 80049c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049c8:	e01e      	b.n	8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80049ca:	4b47      	ldr	r3, [pc, #284]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049d6:	d106      	bne.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80049d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049de:	d102      	bne.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80049e0:	4b44      	ldr	r3, [pc, #272]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80049e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049e4:	e010      	b.n	8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80049e6:	4b40      	ldr	r3, [pc, #256]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049f2:	d106      	bne.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80049f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049fa:	d102      	bne.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80049fc:	4b3e      	ldr	r3, [pc, #248]	@ (8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80049fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a00:	e002      	b.n	8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004a02:	2300      	movs	r3, #0
 8004a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004a06:	e003      	b.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8004a08:	e002      	b.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004a0e:	bf00      	nop
          }
        }
        break;
 8004a10:	e0f1      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8004a12:	4b35      	ldr	r3, [pc, #212]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a18:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a24:	d023      	beq.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a2c:	d858      	bhi.n	8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a30:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a32:	d019      	beq.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8004a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a36:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a38:	d852      	bhi.n	8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8004a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a42:	2b40      	cmp	r3, #64	@ 0x40
 8004a44:	d008      	beq.n	8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8004a46:	e04b      	b.n	8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a48:	f107 0318 	add.w	r3, r7, #24
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fe fec5 	bl	80037dc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004a56:	e046      	b.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a58:	f107 030c 	add.w	r3, r7, #12
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff f829 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004a66:	e03e      	b.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004a68:	4b20      	ldr	r3, [pc, #128]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004a6c:	e03b      	b.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004a70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a74:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004a78:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d109      	bne.n	8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a8c:	4b16      	ldr	r3, [pc, #88]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	08db      	lsrs	r3, r3, #3
 8004a92:	f003 0303 	and.w	r3, r3, #3
 8004a96:	4a16      	ldr	r2, [pc, #88]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004a98:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a9e:	e01e      	b.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004aa0:	4b11      	ldr	r3, [pc, #68]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aac:	d106      	bne.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab4:	d102      	bne.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aba:	e010      	b.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004abc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ac8:	d106      	bne.n	8004ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ad0:	d102      	bne.n	8004ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004ad2:	4b09      	ldr	r3, [pc, #36]	@ (8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ad6:	e002      	b.n	8004ade <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004adc:	e003      	b.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8004ade:	e002      	b.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004ae4:	bf00      	nop
          }
        }
        break;
 8004ae6:	e086      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004ae8:	44020c00 	.word	0x44020c00
 8004aec:	00bb8000 	.word	0x00bb8000
 8004af0:	03d09000 	.word	0x03d09000
 8004af4:	003d0900 	.word	0x003d0900
 8004af8:	007a1200 	.word	0x007a1200
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004afc:	4b40      	ldr	r3, [pc, #256]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004afe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b02:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b06:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8004b08:	4b3d      	ldr	r3, [pc, #244]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b14:	d105      	bne.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8004b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d102      	bne.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8004b1c:	4b39      	ldr	r3, [pc, #228]	@ (8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8004b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b20:	e031      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8004b22:	4b37      	ldr	r3, [pc, #220]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b2e:	d10a      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8004b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b32:	2b10      	cmp	r3, #16
 8004b34:	d107      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b36:	f107 0318 	add.w	r3, r7, #24
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7fe fe4e 	bl	80037dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b44:	e01f      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8004b46:	4b2e      	ldr	r3, [pc, #184]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d106      	bne.n	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8004b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	d103      	bne.n	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8004b5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b60:	e011      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8004b62:	4b27      	ldr	r3, [pc, #156]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004b64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b70:	d106      	bne.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8004b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b74:	2b30      	cmp	r3, #48	@ 0x30
 8004b76:	d103      	bne.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8004b78:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b7e:	e002      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004b84:	e037      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004b86:	e036      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8004b88:	4b1d      	ldr	r3, [pc, #116]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004b8a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004b8e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b92:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8004b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b96:	2b10      	cmp	r3, #16
 8004b98:	d107      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b9a:	f107 0318 	add.w	r3, r7, #24
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fe fe1c 	bl	80037dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8004ba8:	e025      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8004baa:	4b15      	ldr	r3, [pc, #84]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bb6:	d10a      	bne.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8004bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bba:	2b20      	cmp	r3, #32
 8004bbc:	d107      	bne.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004bbe:	f107 030c 	add.w	r3, r7, #12
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fe ff76 	bl	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bcc:	e00f      	b.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8004bce:	4b0c      	ldr	r3, [pc, #48]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bda:	d105      	bne.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8004bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bde:	2b30      	cmp	r3, #48	@ 0x30
 8004be0:	d102      	bne.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8004be2:	4b08      	ldr	r3, [pc, #32]	@ (8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8004be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004be6:	e002      	b.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8004bec:	e003      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004bee:	e002      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bf4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8004bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3730      	adds	r7, #48	@ 0x30
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	44020c00 	.word	0x44020c00
 8004c04:	02dc6c00 	.word	0x02dc6c00

08004c08 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8004c10:	4b48      	ldr	r3, [pc, #288]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a47      	ldr	r2, [pc, #284]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c1a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004c1c:	f7fc f97e 	bl	8000f1c <HAL_GetTick>
 8004c20:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c22:	e008      	b.n	8004c36 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c24:	f7fc f97a 	bl	8000f1c <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e07a      	b.n	8004d2c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c36:	4b3f      	ldr	r3, [pc, #252]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1f0      	bne.n	8004c24 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8004c42:	4b3c      	ldr	r3, [pc, #240]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c46:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c4a:	f023 0303 	bic.w	r3, r3, #3
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	6811      	ldr	r1, [r2, #0]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	6852      	ldr	r2, [r2, #4]
 8004c56:	0212      	lsls	r2, r2, #8
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	4936      	ldr	r1, [pc, #216]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	3b01      	subs	r3, #1
 8004c66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	025b      	lsls	r3, r3, #9
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	041b      	lsls	r3, r3, #16
 8004c7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	061b      	lsls	r3, r3, #24
 8004c8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c90:	4928      	ldr	r1, [pc, #160]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8004c96:	4b27      	ldr	r3, [pc, #156]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9a:	f023 020c 	bic.w	r2, r3, #12
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	4924      	ldr	r1, [pc, #144]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004ca8:	4b22      	ldr	r3, [pc, #136]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cac:	f023 0220 	bic.w	r2, r3, #32
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	69db      	ldr	r3, [r3, #28]
 8004cb4:	491f      	ldr	r1, [pc, #124]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004cba:	4b1e      	ldr	r3, [pc, #120]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	491c      	ldr	r1, [pc, #112]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8004cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ccc:	4a19      	ldr	r2, [pc, #100]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cce:	f023 0310 	bic.w	r3, r3, #16
 8004cd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8004cd4:	4b17      	ldr	r3, [pc, #92]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cdc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6a12      	ldr	r2, [r2, #32]
 8004ce4:	00d2      	lsls	r2, r2, #3
 8004ce6:	4913      	ldr	r1, [pc, #76]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8004cec:	4b11      	ldr	r3, [pc, #68]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	4a10      	ldr	r2, [pc, #64]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cf2:	f043 0310 	orr.w	r3, r3, #16
 8004cf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8004cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004cfe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d02:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004d04:	f7fc f90a 	bl	8000f1c <HAL_GetTick>
 8004d08:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d0a:	e008      	b.n	8004d1e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004d0c:	f7fc f906 	bl	8000f1c <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d901      	bls.n	8004d1e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e006      	b.n	8004d2c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d1e:	4b05      	ldr	r3, [pc, #20]	@ (8004d34 <RCCEx_PLL2_Config+0x12c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d0f0      	beq.n	8004d0c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0

}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	44020c00 	.word	0x44020c00

08004d38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e042      	b.n	8004dd0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d106      	bne.n	8004d62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f7fb fed7 	bl	8000b10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2224      	movs	r2, #36	@ 0x24
 8004d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0201 	bic.w	r2, r2, #1
 8004d78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d002      	beq.n	8004d88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fef6 	bl	8005b74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 fd75 	bl	8005878 <UART_SetConfig>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e01b      	b.n	8004dd0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685a      	ldr	r2, [r3, #4]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004da6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004db6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0201 	orr.w	r2, r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 ff75 	bl	8005cb8 <UART_CheckIdleState>
 8004dce:	4603      	mov	r3, r0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b08a      	sub	sp, #40	@ 0x28
 8004ddc:	af02      	add	r7, sp, #8
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	603b      	str	r3, [r7, #0]
 8004de4:	4613      	mov	r3, r2
 8004de6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dee:	2b20      	cmp	r3, #32
 8004df0:	f040 808b 	bne.w	8004f0a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <HAL_UART_Transmit+0x28>
 8004dfa:	88fb      	ldrh	r3, [r7, #6]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d101      	bne.n	8004e04 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e083      	b.n	8004f0c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e0e:	2b80      	cmp	r3, #128	@ 0x80
 8004e10:	d107      	bne.n	8004e22 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e20:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2221      	movs	r2, #33	@ 0x21
 8004e2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e32:	f7fc f873 	bl	8000f1c <HAL_GetTick>
 8004e36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	88fa      	ldrh	r2, [r7, #6]
 8004e3c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	88fa      	ldrh	r2, [r7, #6]
 8004e44:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e50:	d108      	bne.n	8004e64 <HAL_UART_Transmit+0x8c>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d104      	bne.n	8004e64 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	e003      	b.n	8004e6c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e6c:	e030      	b.n	8004ed0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2200      	movs	r2, #0
 8004e76:	2180      	movs	r1, #128	@ 0x80
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f000 ffc7 	bl	8005e0c <UART_WaitOnFlagUntilTimeout>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d005      	beq.n	8004e90 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e03d      	b.n	8004f0c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10b      	bne.n	8004eae <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ea4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	3302      	adds	r3, #2
 8004eaa:	61bb      	str	r3, [r7, #24]
 8004eac:	e007      	b.n	8004ebe <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1c8      	bne.n	8004e6e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	2140      	movs	r1, #64	@ 0x40
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 ff90 	bl	8005e0c <UART_WaitOnFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d005      	beq.n	8004efe <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e006      	b.n	8004f0c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2220      	movs	r2, #32
 8004f02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	e000      	b.n	8004f0c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8004f0a:	2302      	movs	r3, #2
  }
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3720      	adds	r7, #32
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b094      	sub	sp, #80	@ 0x50
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8004f30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	461a      	mov	r2, r3
 8004f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e6      	bne.n	8004f1c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3308      	adds	r3, #8
 8004f54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f56:	6a3b      	ldr	r3, [r7, #32]
 8004f58:	e853 3f00 	ldrex	r3, [r3]
 8004f5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8004f64:	f023 0301 	bic.w	r3, r3, #1
 8004f68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	3308      	adds	r3, #8
 8004f70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f7a:	e841 2300 	strex	r3, r2, [r1]
 8004f7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1e3      	bne.n	8004f4e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d118      	bne.n	8004fc0 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	e853 3f00 	ldrex	r3, [r3]
 8004f9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 0310 	bic.w	r3, r3, #16
 8004fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	461a      	mov	r2, r3
 8004faa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb0:	6979      	ldr	r1, [r7, #20]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e6      	bne.n	8004f8e <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fca:	2b80      	cmp	r3, #128	@ 0x80
 8004fcc:	d11d      	bne.n	800500a <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d019      	beq.n	800500a <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fda:	2200      	movs	r2, #0
 8004fdc:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7fc f98c 	bl	8001300 <HAL_DMA_Abort>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00d      	beq.n	800500a <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fc fa29 	bl	800144a <HAL_DMA_GetError>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b10      	cmp	r3, #16
 8004ffc:	d105      	bne.n	800500a <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2210      	movs	r2, #16
 8005002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e059      	b.n	80050be <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005014:	2b40      	cmp	r3, #64	@ 0x40
 8005016:	d121      	bne.n	800505c <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800501e:	2b00      	cmp	r3, #0
 8005020:	d01c      	beq.n	800505c <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005028:	2200      	movs	r2, #0
 800502a:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005032:	4618      	mov	r0, r3
 8005034:	f7fc f964 	bl	8001300 <HAL_DMA_Abort>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00e      	beq.n	800505c <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005044:	4618      	mov	r0, r3
 8005046:	f7fc fa00 	bl	800144a <HAL_DMA_GetError>
 800504a:	4603      	mov	r3, r0
 800504c:	2b10      	cmp	r3, #16
 800504e:	d105      	bne.n	800505c <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2210      	movs	r2, #16
 8005054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e030      	b.n	80050be <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	220f      	movs	r2, #15
 8005072:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005078:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800507c:	d107      	bne.n	800508e <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699a      	ldr	r2, [r3, #24]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f042 0210 	orr.w	r2, r2, #16
 800508c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	699a      	ldr	r2, [r3, #24]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f042 0208 	orr.w	r2, r2, #8
 800509c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3750      	adds	r7, #80	@ 0x50
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
	...

080050c8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b094      	sub	sp, #80	@ 0x50
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050d8:	e853 3f00 	ldrex	r3, [r3]
 80050dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	461a      	mov	r2, r3
 80050ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80050f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050f6:	e841 2300 	strex	r3, r2, [r1]
 80050fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1e6      	bne.n	80050d0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	3308      	adds	r3, #8
 8005108:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510a:	6a3b      	ldr	r3, [r7, #32]
 800510c:	e853 3f00 	ldrex	r3, [r3]
 8005110:	61fb      	str	r3, [r7, #28]
   return(result);
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3308      	adds	r3, #8
 8005124:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005126:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005128:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800512c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800512e:	e841 2300 	strex	r3, r2, [r1]
 8005132:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1e3      	bne.n	8005102 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800513e:	2b01      	cmp	r3, #1
 8005140:	d118      	bne.n	8005174 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	e853 3f00 	ldrex	r3, [r3]
 800514e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f023 0310 	bic.w	r3, r3, #16
 8005156:	647b      	str	r3, [r7, #68]	@ 0x44
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	461a      	mov	r2, r3
 800515e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005164:	6979      	ldr	r1, [r7, #20]
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	e841 2300 	strex	r3, r2, [r1]
 800516c:	613b      	str	r3, [r7, #16]
   return(result);
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1e6      	bne.n	8005142 <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517e:	2b40      	cmp	r3, #64	@ 0x40
 8005180:	d13a      	bne.n	80051f8 <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005188:	2b00      	cmp	r3, #0
 800518a:	d017      	beq.n	80051bc <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005192:	4a26      	ldr	r2, [pc, #152]	@ (800522c <HAL_UART_AbortReceive_IT+0x164>)
 8005194:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800519c:	4618      	mov	r0, r3
 800519e:	f7fc f92b 	bl	80013f8 <HAL_DMA_Abort_IT>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d03c      	beq.n	8005222 <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80051b6:	4610      	mov	r0, r2
 80051b8:	4798      	blx	r3
 80051ba:	e032      	b.n	8005222 <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	220f      	movs	r2, #15
 80051d0:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699a      	ldr	r2, [r3, #24]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f042 0208 	orr.w	r2, r2, #8
 80051e0:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 fb29 	bl	8005848 <HAL_UART_AbortReceiveCpltCallback>
 80051f6:	e014      	b.n	8005222 <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	220f      	movs	r2, #15
 800520c:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2220      	movs	r2, #32
 8005212:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 fb13 	bl	8005848 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3750      	adds	r7, #80	@ 0x50
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	0800621d 	.word	0x0800621d

08005230 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b0ae      	sub	sp, #184	@ 0xb8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005256:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800525a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800525e:	4013      	ands	r3, r2
 8005260:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8005264:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005268:	2b00      	cmp	r3, #0
 800526a:	d11b      	bne.n	80052a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800526c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005270:	f003 0320 	and.w	r3, r3, #32
 8005274:	2b00      	cmp	r3, #0
 8005276:	d015      	beq.n	80052a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005278:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800527c:	f003 0320 	and.w	r3, r3, #32
 8005280:	2b00      	cmp	r3, #0
 8005282:	d105      	bne.n	8005290 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005284:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d009      	beq.n	80052a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 82ac 	beq.w	80057f2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	4798      	blx	r3
      }
      return;
 80052a2:	e2a6      	b.n	80057f2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80052a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 80fd 	beq.w	80054a8 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80052ae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052b2:	4b7a      	ldr	r3, [pc, #488]	@ (800549c <HAL_UART_IRQHandler+0x26c>)
 80052b4:	4013      	ands	r3, r2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d106      	bne.n	80052c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80052ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052be:	4b78      	ldr	r3, [pc, #480]	@ (80054a0 <HAL_UART_IRQHandler+0x270>)
 80052c0:	4013      	ands	r3, r2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 80f0 	beq.w	80054a8 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80052c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d011      	beq.n	80052f8 <HAL_UART_IRQHandler+0xc8>
 80052d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80052d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00b      	beq.n	80052f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2201      	movs	r2, #1
 80052e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ee:	f043 0201 	orr.w	r2, r3, #1
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d011      	beq.n	8005328 <HAL_UART_IRQHandler+0xf8>
 8005304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00b      	beq.n	8005328 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2202      	movs	r2, #2
 8005316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800531e:	f043 0204 	orr.w	r2, r3, #4
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005328:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d011      	beq.n	8005358 <HAL_UART_IRQHandler+0x128>
 8005334:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00b      	beq.n	8005358 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2204      	movs	r2, #4
 8005346:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800534e:	f043 0202 	orr.w	r2, r3, #2
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005358:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800535c:	f003 0308 	and.w	r3, r3, #8
 8005360:	2b00      	cmp	r3, #0
 8005362:	d017      	beq.n	8005394 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005364:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005368:	f003 0320 	and.w	r3, r3, #32
 800536c:	2b00      	cmp	r3, #0
 800536e:	d105      	bne.n	800537c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005370:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005374:	4b49      	ldr	r3, [pc, #292]	@ (800549c <HAL_UART_IRQHandler+0x26c>)
 8005376:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00b      	beq.n	8005394 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2208      	movs	r2, #8
 8005382:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800538a:	f043 0208 	orr.w	r2, r3, #8
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005394:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005398:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800539c:	2b00      	cmp	r3, #0
 800539e:	d012      	beq.n	80053c6 <HAL_UART_IRQHandler+0x196>
 80053a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80053a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d00c      	beq.n	80053c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053bc:	f043 0220 	orr.w	r2, r3, #32
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 8212 	beq.w	80057f6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80053d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80053d6:	f003 0320 	and.w	r3, r3, #32
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d013      	beq.n	8005406 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80053de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80053e2:	f003 0320 	and.w	r3, r3, #32
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d105      	bne.n	80053f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80053ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d007      	beq.n	8005406 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800540c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541a:	2b40      	cmp	r3, #64	@ 0x40
 800541c:	d005      	beq.n	800542a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800541e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005422:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005426:	2b00      	cmp	r3, #0
 8005428:	d02e      	beq.n	8005488 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fe7e 	bl	800612c <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800543a:	2b40      	cmp	r3, #64	@ 0x40
 800543c:	d120      	bne.n	8005480 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005444:	2b00      	cmp	r3, #0
 8005446:	d017      	beq.n	8005478 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800544e:	4a15      	ldr	r2, [pc, #84]	@ (80054a4 <HAL_UART_IRQHandler+0x274>)
 8005450:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005458:	4618      	mov	r0, r3
 800545a:	f7fb ffcd 	bl	80013f8 <HAL_DMA_Abort_IT>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d019      	beq.n	8005498 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800546a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005472:	4610      	mov	r0, r2
 8005474:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005476:	e00f      	b.n	8005498 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f9db 	bl	8005834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800547e:	e00b      	b.n	8005498 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 f9d7 	bl	8005834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005486:	e007      	b.n	8005498 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f9d3 	bl	8005834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005496:	e1ae      	b.n	80057f6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005498:	bf00      	nop
    return;
 800549a:	e1ac      	b.n	80057f6 <HAL_UART_IRQHandler+0x5c6>
 800549c:	10000001 	.word	0x10000001
 80054a0:	04000120 	.word	0x04000120
 80054a4:	080061f9 	.word	0x080061f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	f040 8142 	bne.w	8005736 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80054b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80054b6:	f003 0310 	and.w	r3, r3, #16
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f000 813b 	beq.w	8005736 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80054c4:	f003 0310 	and.w	r3, r3, #16
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 8134 	beq.w	8005736 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2210      	movs	r2, #16
 80054d4:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e0:	2b40      	cmp	r3, #64	@ 0x40
 80054e2:	f040 80aa 	bne.w	800563a <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054f0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 80054f4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 8084 	beq.w	8005606 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005504:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005508:	429a      	cmp	r2, r3
 800550a:	d27c      	bcs.n	8005606 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005512:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800551c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800551e:	2b81      	cmp	r3, #129	@ 0x81
 8005520:	d060      	beq.n	80055e4 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005528:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800552a:	e853 3f00 	ldrex	r3, [r3]
 800552e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005530:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005532:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005536:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	461a      	mov	r2, r3
 8005540:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005544:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005548:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800554c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005550:	e841 2300 	strex	r3, r2, [r1]
 8005554:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005556:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1e2      	bne.n	8005522 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	3308      	adds	r3, #8
 8005562:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005564:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005566:	e853 3f00 	ldrex	r3, [r3]
 800556a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800556c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800556e:	f023 0301 	bic.w	r3, r3, #1
 8005572:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3308      	adds	r3, #8
 800557c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005580:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005582:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005584:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005586:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005588:	e841 2300 	strex	r3, r2, [r1]
 800558c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800558e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1e3      	bne.n	800555c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2220      	movs	r2, #32
 8005598:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055b2:	f023 0310 	bic.w	r3, r3, #16
 80055b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	461a      	mov	r2, r3
 80055c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055c6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055cc:	e841 2300 	strex	r3, r2, [r1]
 80055d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e4      	bne.n	80055a2 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fb fe8e 	bl	8001300 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	4619      	mov	r1, r3
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7fb fb2c 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005604:	e0f9      	b.n	80057fa <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800560c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005610:	429a      	cmp	r2, r3
 8005612:	f040 80f2 	bne.w	80057fa <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800561c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800561e:	2b81      	cmp	r3, #129	@ 0x81
 8005620:	f040 80eb 	bne.w	80057fa <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005630:	4619      	mov	r1, r3
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7fb fb12 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
      return;
 8005638:	e0df      	b.n	80057fa <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005646:	b29b      	uxth	r3, r3
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005654:	b29b      	uxth	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 80d1 	beq.w	80057fe <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800565c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80cc 	beq.w	80057fe <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566e:	e853 3f00 	ldrex	r3, [r3]
 8005672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005676:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800567a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	461a      	mov	r2, r3
 8005684:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005688:	647b      	str	r3, [r7, #68]	@ 0x44
 800568a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800568e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005690:	e841 2300 	strex	r3, r2, [r1]
 8005694:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e4      	bne.n	8005666 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3308      	adds	r3, #8
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a6:	e853 3f00 	ldrex	r3, [r3]
 80056aa:	623b      	str	r3, [r7, #32]
   return(result);
 80056ac:	6a3b      	ldr	r3, [r7, #32]
 80056ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056b2:	f023 0301 	bic.w	r3, r3, #1
 80056b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3308      	adds	r3, #8
 80056c0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80056c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80056c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056cc:	e841 2300 	strex	r3, r2, [r1]
 80056d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1e1      	bne.n	800569c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f023 0310 	bic.w	r3, r3, #16
 8005700:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	461a      	mov	r2, r3
 800570a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005712:	69b9      	ldr	r1, [r7, #24]
 8005714:	69fa      	ldr	r2, [r7, #28]
 8005716:	e841 2300 	strex	r3, r2, [r1]
 800571a:	617b      	str	r3, [r7, #20]
   return(result);
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e4      	bne.n	80056ec <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005728:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800572c:	4619      	mov	r1, r3
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7fb fa94 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005734:	e063      	b.n	80057fe <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005736:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800573a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00e      	beq.n	8005760 <HAL_UART_IRQHandler+0x530>
 8005742:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d008      	beq.n	8005760 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005756:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f001 facf 	bl	8006cfc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800575e:	e051      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005760:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005768:	2b00      	cmp	r3, #0
 800576a:	d014      	beq.n	8005796 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800576c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005774:	2b00      	cmp	r3, #0
 8005776:	d105      	bne.n	8005784 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800577c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d008      	beq.n	8005796 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005788:	2b00      	cmp	r3, #0
 800578a:	d03a      	beq.n	8005802 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	4798      	blx	r3
    }
    return;
 8005794:	e035      	b.n	8005802 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005796:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800579a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d009      	beq.n	80057b6 <HAL_UART_IRQHandler+0x586>
 80057a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 fd59 	bl	8006266 <UART_EndTransmit_IT>
    return;
 80057b4:	e026      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80057b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80057ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d009      	beq.n	80057d6 <HAL_UART_IRQHandler+0x5a6>
 80057c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f001 faa8 	bl	8006d24 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057d4:	e016      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80057d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80057da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d010      	beq.n	8005804 <HAL_UART_IRQHandler+0x5d4>
 80057e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	da0c      	bge.n	8005804 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f001 fa90 	bl	8006d10 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057f0:	e008      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
      return;
 80057f2:	bf00      	nop
 80057f4:	e006      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
    return;
 80057f6:	bf00      	nop
 80057f8:	e004      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
      return;
 80057fa:	bf00      	nop
 80057fc:	e002      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
      return;
 80057fe:	bf00      	nop
 8005800:	e000      	b.n	8005804 <HAL_UART_IRQHandler+0x5d4>
    return;
 8005802:	bf00      	nop
  }
}
 8005804:	37b8      	adds	r7, #184	@ 0xb8
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop

0800580c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800586a:	4618      	mov	r0, r3
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
	...

08005878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800587c:	b094      	sub	sp, #80	@ 0x50
 800587e:	af00      	add	r7, sp, #0
 8005880:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588a:	689a      	ldr	r2, [r3, #8]
 800588c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	431a      	orrs	r2, r3
 8005892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	431a      	orrs	r2, r3
 8005898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589a:	69db      	ldr	r3, [r3, #28]
 800589c:	4313      	orrs	r3, r2
 800589e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	498a      	ldr	r1, [pc, #552]	@ (8005ad0 <UART_SetConfig+0x258>)
 80058a8:	4019      	ands	r1, r3
 80058aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058b0:	430b      	orrs	r3, r1
 80058b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80058be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c0:	68d9      	ldr	r1, [r3, #12]
 80058c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	ea40 0301 	orr.w	r3, r0, r1
 80058ca:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	4b7f      	ldr	r3, [pc, #508]	@ (8005ad4 <UART_SetConfig+0x25c>)
 80058d8:	429a      	cmp	r2, r3
 80058da:	d004      	beq.n	80058e6 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058de:	6a1a      	ldr	r2, [r3, #32]
 80058e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058e2:	4313      	orrs	r3, r2
 80058e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80058f0:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80058f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058fa:	430b      	orrs	r3, r1
 80058fc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80058fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	f023 000f 	bic.w	r0, r3, #15
 8005908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800590c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	ea40 0301 	orr.w	r3, r0, r1
 8005914:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	4b6f      	ldr	r3, [pc, #444]	@ (8005ad8 <UART_SetConfig+0x260>)
 800591c:	429a      	cmp	r2, r3
 800591e:	d102      	bne.n	8005926 <UART_SetConfig+0xae>
 8005920:	2301      	movs	r3, #1
 8005922:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005924:	e01a      	b.n	800595c <UART_SetConfig+0xe4>
 8005926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4b6c      	ldr	r3, [pc, #432]	@ (8005adc <UART_SetConfig+0x264>)
 800592c:	429a      	cmp	r2, r3
 800592e:	d102      	bne.n	8005936 <UART_SetConfig+0xbe>
 8005930:	2302      	movs	r3, #2
 8005932:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005934:	e012      	b.n	800595c <UART_SetConfig+0xe4>
 8005936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	4b69      	ldr	r3, [pc, #420]	@ (8005ae0 <UART_SetConfig+0x268>)
 800593c:	429a      	cmp	r2, r3
 800593e:	d102      	bne.n	8005946 <UART_SetConfig+0xce>
 8005940:	2304      	movs	r3, #4
 8005942:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005944:	e00a      	b.n	800595c <UART_SetConfig+0xe4>
 8005946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	4b62      	ldr	r3, [pc, #392]	@ (8005ad4 <UART_SetConfig+0x25c>)
 800594c:	429a      	cmp	r2, r3
 800594e:	d103      	bne.n	8005958 <UART_SetConfig+0xe0>
 8005950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005954:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005956:	e001      	b.n	800595c <UART_SetConfig+0xe4>
 8005958:	2300      	movs	r3, #0
 800595a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800595c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	4b5c      	ldr	r3, [pc, #368]	@ (8005ad4 <UART_SetConfig+0x25c>)
 8005962:	429a      	cmp	r2, r3
 8005964:	d171      	bne.n	8005a4a <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005966:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005968:	2200      	movs	r2, #0
 800596a:	623b      	str	r3, [r7, #32]
 800596c:	627a      	str	r2, [r7, #36]	@ 0x24
 800596e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005972:	f7fe fa0b 	bl	8003d8c <HAL_RCCEx_GetPeriphCLKFreq>
 8005976:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 80e2 	beq.w	8005b44 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	4a57      	ldr	r2, [pc, #348]	@ (8005ae4 <UART_SetConfig+0x26c>)
 8005986:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800598a:	461a      	mov	r2, r3
 800598c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800598e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005992:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	4613      	mov	r3, r2
 800599a:	005b      	lsls	r3, r3, #1
 800599c:	4413      	add	r3, r2
 800599e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d305      	bcc.n	80059b0 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80059a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d903      	bls.n	80059b8 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80059b6:	e0c5      	b.n	8005b44 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059ba:	2200      	movs	r2, #0
 80059bc:	61bb      	str	r3, [r7, #24]
 80059be:	61fa      	str	r2, [r7, #28]
 80059c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c4:	4a47      	ldr	r2, [pc, #284]	@ (8005ae4 <UART_SetConfig+0x26c>)
 80059c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	2200      	movs	r2, #0
 80059ce:	613b      	str	r3, [r7, #16]
 80059d0:	617a      	str	r2, [r7, #20]
 80059d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80059d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80059da:	f7fa fc6f 	bl	80002bc <__aeabi_uldivmod>
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	4610      	mov	r0, r2
 80059e4:	4619      	mov	r1, r3
 80059e6:	f04f 0200 	mov.w	r2, #0
 80059ea:	f04f 0300 	mov.w	r3, #0
 80059ee:	020b      	lsls	r3, r1, #8
 80059f0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80059f4:	0202      	lsls	r2, r0, #8
 80059f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059f8:	6849      	ldr	r1, [r1, #4]
 80059fa:	0849      	lsrs	r1, r1, #1
 80059fc:	2000      	movs	r0, #0
 80059fe:	460c      	mov	r4, r1
 8005a00:	4605      	mov	r5, r0
 8005a02:	eb12 0804 	adds.w	r8, r2, r4
 8005a06:	eb43 0905 	adc.w	r9, r3, r5
 8005a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	60bb      	str	r3, [r7, #8]
 8005a12:	60fa      	str	r2, [r7, #12]
 8005a14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a18:	4640      	mov	r0, r8
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	f7fa fc4e 	bl	80002bc <__aeabi_uldivmod>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	4613      	mov	r3, r2
 8005a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a2e:	d308      	bcc.n	8005a42 <UART_SetConfig+0x1ca>
 8005a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a36:	d204      	bcs.n	8005a42 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8005a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a3e:	60da      	str	r2, [r3, #12]
 8005a40:	e080      	b.n	8005b44 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005a48:	e07c      	b.n	8005b44 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4c:	69db      	ldr	r3, [r3, #28]
 8005a4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a52:	d149      	bne.n	8005ae8 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005a54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a56:	2200      	movs	r2, #0
 8005a58:	603b      	str	r3, [r7, #0]
 8005a5a:	607a      	str	r2, [r7, #4]
 8005a5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a60:	f7fe f994 	bl	8003d8c <HAL_RCCEx_GetPeriphCLKFreq>
 8005a64:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d06b      	beq.n	8005b44 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae4 <UART_SetConfig+0x26c>)
 8005a72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a76:	461a      	mov	r2, r3
 8005a78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a7e:	005a      	lsls	r2, r3, #1
 8005a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	085b      	lsrs	r3, r3, #1
 8005a86:	441a      	add	r2, r3
 8005a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a94:	2b0f      	cmp	r3, #15
 8005a96:	d916      	bls.n	8005ac6 <UART_SetConfig+0x24e>
 8005a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a9e:	d212      	bcs.n	8005ac6 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	f023 030f 	bic.w	r3, r3, #15
 8005aa8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aac:	085b      	lsrs	r3, r3, #1
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8005abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005ac2:	60da      	str	r2, [r3, #12]
 8005ac4:	e03e      	b.n	8005b44 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005acc:	e03a      	b.n	8005b44 <UART_SetConfig+0x2cc>
 8005ace:	bf00      	nop
 8005ad0:	cfff69f3 	.word	0xcfff69f3
 8005ad4:	44002400 	.word	0x44002400
 8005ad8:	40013800 	.word	0x40013800
 8005adc:	40004400 	.word	0x40004400
 8005ae0:	40004800 	.word	0x40004800
 8005ae4:	08008a4c 	.word	0x08008a4c
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005ae8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005aea:	2200      	movs	r2, #0
 8005aec:	469a      	mov	sl, r3
 8005aee:	4693      	mov	fp, r2
 8005af0:	4650      	mov	r0, sl
 8005af2:	4659      	mov	r1, fp
 8005af4:	f7fe f94a 	bl	8003d8c <HAL_RCCEx_GetPeriphCLKFreq>
 8005af8:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8005afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d021      	beq.n	8005b44 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b04:	4a1a      	ldr	r2, [pc, #104]	@ (8005b70 <UART_SetConfig+0x2f8>)
 8005b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	085b      	lsrs	r3, r3, #1
 8005b18:	441a      	add	r2, r3
 8005b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b26:	2b0f      	cmp	r3, #15
 8005b28:	d909      	bls.n	8005b3e <UART_SetConfig+0x2c6>
 8005b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b30:	d205      	bcs.n	8005b3e <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	60da      	str	r2, [r3, #12]
 8005b3c:	e002      	b.n	8005b44 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b46:	2201      	movs	r2, #1
 8005b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b56:	2200      	movs	r2, #0
 8005b58:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b60:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3750      	adds	r7, #80	@ 0x50
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b6e:	bf00      	nop
 8005b70:	08008a4c 	.word	0x08008a4c

08005b74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b80:	f003 0308 	and.w	r3, r3, #8
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00a      	beq.n	8005b9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba2:	f003 0301 	and.w	r3, r3, #1
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d00a      	beq.n	8005bc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00a      	beq.n	8005be2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	430a      	orrs	r2, r1
 8005be0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be6:	f003 0304 	and.w	r3, r3, #4
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00a      	beq.n	8005c04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	430a      	orrs	r2, r1
 8005c02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c08:	f003 0310 	and.w	r3, r3, #16
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00a      	beq.n	8005c26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00a      	beq.n	8005c48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01a      	beq.n	8005c8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c72:	d10a      	bne.n	8005c8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00a      	beq.n	8005cac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	605a      	str	r2, [r3, #4]
  }
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b098      	sub	sp, #96	@ 0x60
 8005cbc:	af02      	add	r7, sp, #8
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cc8:	f7fb f928 	bl	8000f1c <HAL_GetTick>
 8005ccc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0308 	and.w	r3, r3, #8
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d12f      	bne.n	8005d3c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f88e 	bl	8005e0c <UART_WaitOnFlagUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d022      	beq.n	8005d3c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfe:	e853 3f00 	ldrex	r3, [r3]
 8005d02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	461a      	mov	r2, r3
 8005d12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d1c:	e841 2300 	strex	r3, r2, [r1]
 8005d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e6      	bne.n	8005cf6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e063      	b.n	8005e04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0304 	and.w	r3, r3, #4
 8005d46:	2b04      	cmp	r3, #4
 8005d48:	d149      	bne.n	8005dde <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d4a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d52:	2200      	movs	r2, #0
 8005d54:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f857 	bl	8005e0c <UART_WaitOnFlagUntilTimeout>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d03c      	beq.n	8005dde <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	e853 3f00 	ldrex	r3, [r3]
 8005d70:	623b      	str	r3, [r7, #32]
   return(result);
 8005d72:	6a3b      	ldr	r3, [r7, #32]
 8005d74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d82:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d84:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8a:	e841 2300 	strex	r3, r2, [r1]
 8005d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1e6      	bne.n	8005d64 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3308      	adds	r3, #8
 8005d9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	e853 3f00 	ldrex	r3, [r3]
 8005da4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f023 0301 	bic.w	r3, r3, #1
 8005dac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	3308      	adds	r3, #8
 8005db4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005db6:	61fa      	str	r2, [r7, #28]
 8005db8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dba:	69b9      	ldr	r1, [r7, #24]
 8005dbc:	69fa      	ldr	r2, [r7, #28]
 8005dbe:	e841 2300 	strex	r3, r2, [r1]
 8005dc2:	617b      	str	r3, [r7, #20]
   return(result);
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1e5      	bne.n	8005d96 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2220      	movs	r2, #32
 8005dce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e012      	b.n	8005e04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2220      	movs	r2, #32
 8005de2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2220      	movs	r2, #32
 8005dea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3758      	adds	r7, #88	@ 0x58
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	603b      	str	r3, [r7, #0]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e1c:	e04f      	b.n	8005ebe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e24:	d04b      	beq.n	8005ebe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e26:	f7fb f879 	bl	8000f1c <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d302      	bcc.n	8005e3c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d101      	bne.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e04e      	b.n	8005ede <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0304 	and.w	r3, r3, #4
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d037      	beq.n	8005ebe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	2b80      	cmp	r3, #128	@ 0x80
 8005e52:	d034      	beq.n	8005ebe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2b40      	cmp	r3, #64	@ 0x40
 8005e58:	d031      	beq.n	8005ebe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	f003 0308 	and.w	r3, r3, #8
 8005e64:	2b08      	cmp	r3, #8
 8005e66:	d110      	bne.n	8005e8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2208      	movs	r2, #8
 8005e6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 f95b 	bl	800612c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2208      	movs	r2, #8
 8005e7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e029      	b.n	8005ede <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e98:	d111      	bne.n	8005ebe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ea2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f941 	bl	800612c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e00f      	b.n	8005ede <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	69da      	ldr	r2, [r3, #28]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	bf0c      	ite	eq
 8005ece:	2301      	moveq	r3, #1
 8005ed0:	2300      	movne	r3, #0
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	79fb      	ldrb	r3, [r7, #7]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d0a0      	beq.n	8005e1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
	...

08005ee8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b0a3      	sub	sp, #140	@ 0x8c
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	88fa      	ldrh	r2, [r7, #6]
 8005f00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	88fa      	ldrh	r2, [r7, #6]
 8005f08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f1a:	d10e      	bne.n	8005f3a <UART_Start_Receive_IT+0x52>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d105      	bne.n	8005f30 <UART_Start_Receive_IT+0x48>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005f2a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f2e:	e02d      	b.n	8005f8c <UART_Start_Receive_IT+0xa4>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	22ff      	movs	r2, #255	@ 0xff
 8005f34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f38:	e028      	b.n	8005f8c <UART_Start_Receive_IT+0xa4>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10d      	bne.n	8005f5e <UART_Start_Receive_IT+0x76>
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d104      	bne.n	8005f54 <UART_Start_Receive_IT+0x6c>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	22ff      	movs	r2, #255	@ 0xff
 8005f4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f52:	e01b      	b.n	8005f8c <UART_Start_Receive_IT+0xa4>
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	227f      	movs	r2, #127	@ 0x7f
 8005f58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f5c:	e016      	b.n	8005f8c <UART_Start_Receive_IT+0xa4>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f66:	d10d      	bne.n	8005f84 <UART_Start_Receive_IT+0x9c>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d104      	bne.n	8005f7a <UART_Start_Receive_IT+0x92>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	227f      	movs	r2, #127	@ 0x7f
 8005f74:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f78:	e008      	b.n	8005f8c <UART_Start_Receive_IT+0xa4>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	223f      	movs	r2, #63	@ 0x3f
 8005f7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f82:	e003      	b.n	8005f8c <UART_Start_Receive_IT+0xa4>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2222      	movs	r2, #34	@ 0x22
 8005f98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3308      	adds	r3, #8
 8005fa2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fa6:	e853 3f00 	ldrex	r3, [r3]
 8005faa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005fac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005fae:	f043 0301 	orr.w	r3, r3, #1
 8005fb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3308      	adds	r3, #8
 8005fbc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005fc0:	673a      	str	r2, [r7, #112]	@ 0x70
 8005fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005fc6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005fc8:	e841 2300 	strex	r3, r2, [r1]
 8005fcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005fce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1e3      	bne.n	8005f9c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fdc:	d14f      	bne.n	800607e <UART_Start_Receive_IT+0x196>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005fe4:	88fa      	ldrh	r2, [r7, #6]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d349      	bcc.n	800607e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff2:	d107      	bne.n	8006004 <UART_Start_Receive_IT+0x11c>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d103      	bne.n	8006004 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4a47      	ldr	r2, [pc, #284]	@ (800611c <UART_Start_Receive_IT+0x234>)
 8006000:	675a      	str	r2, [r3, #116]	@ 0x74
 8006002:	e002      	b.n	800600a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	4a46      	ldr	r2, [pc, #280]	@ (8006120 <UART_Start_Receive_IT+0x238>)
 8006008:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d01a      	beq.n	8006048 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006018:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800601a:	e853 3f00 	ldrex	r3, [r3]
 800601e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006020:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006022:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006026:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	461a      	mov	r2, r3
 8006030:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006034:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006036:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006038:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800603a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800603c:	e841 2300 	strex	r3, r2, [r1]
 8006040:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1e4      	bne.n	8006012 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	3308      	adds	r3, #8
 800604e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006052:	e853 3f00 	ldrex	r3, [r3]
 8006056:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800605a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800605e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	3308      	adds	r3, #8
 8006066:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006068:	64ba      	str	r2, [r7, #72]	@ 0x48
 800606a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800606e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006070:	e841 2300 	strex	r3, r2, [r1]
 8006074:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1e5      	bne.n	8006048 <UART_Start_Receive_IT+0x160>
 800607c:	e046      	b.n	800610c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006086:	d107      	bne.n	8006098 <UART_Start_Receive_IT+0x1b0>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d103      	bne.n	8006098 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4a24      	ldr	r2, [pc, #144]	@ (8006124 <UART_Start_Receive_IT+0x23c>)
 8006094:	675a      	str	r2, [r3, #116]	@ 0x74
 8006096:	e002      	b.n	800609e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4a23      	ldr	r2, [pc, #140]	@ (8006128 <UART_Start_Receive_IT+0x240>)
 800609c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d019      	beq.n	80060da <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ae:	e853 3f00 	ldrex	r3, [r3]
 80060b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80060ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	461a      	mov	r2, r3
 80060c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80060ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060cc:	e841 2300 	strex	r3, r2, [r1]
 80060d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80060d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e6      	bne.n	80060a6 <UART_Start_Receive_IT+0x1be>
 80060d8:	e018      	b.n	800610c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	e853 3f00 	ldrex	r3, [r3]
 80060e6:	613b      	str	r3, [r7, #16]
   return(result);
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	f043 0320 	orr.w	r3, r3, #32
 80060ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	461a      	mov	r2, r3
 80060f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060f8:	623b      	str	r3, [r7, #32]
 80060fa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fc:	69f9      	ldr	r1, [r7, #28]
 80060fe:	6a3a      	ldr	r2, [r7, #32]
 8006100:	e841 2300 	strex	r3, r2, [r1]
 8006104:	61bb      	str	r3, [r7, #24]
   return(result);
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d1e6      	bne.n	80060da <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	378c      	adds	r7, #140	@ 0x8c
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	08006991 	.word	0x08006991
 8006120:	0800662d 	.word	0x0800662d
 8006124:	08006475 	.word	0x08006475
 8006128:	080062bd 	.word	0x080062bd

0800612c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800612c:	b480      	push	{r7}
 800612e:	b095      	sub	sp, #84	@ 0x54
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006148:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	461a      	mov	r2, r3
 8006150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006152:	643b      	str	r3, [r7, #64]	@ 0x40
 8006154:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006158:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e6      	bne.n	8006134 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	3308      	adds	r3, #8
 800616c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616e:	6a3b      	ldr	r3, [r7, #32]
 8006170:	e853 3f00 	ldrex	r3, [r3]
 8006174:	61fb      	str	r3, [r7, #28]
   return(result);
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	3308      	adds	r3, #8
 8006188:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800618a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800618c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006190:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006192:	e841 2300 	strex	r3, r2, [r1]
 8006196:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619a:	2b00      	cmp	r3, #0
 800619c:	d1e3      	bne.n	8006166 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d118      	bne.n	80061d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	e853 3f00 	ldrex	r3, [r3]
 80061b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f023 0310 	bic.w	r3, r3, #16
 80061ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	461a      	mov	r2, r3
 80061c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061c4:	61bb      	str	r3, [r7, #24]
 80061c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c8:	6979      	ldr	r1, [r7, #20]
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	e841 2300 	strex	r3, r2, [r1]
 80061d0:	613b      	str	r3, [r7, #16]
   return(result);
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1e6      	bne.n	80061a6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80061ec:	bf00      	nop
 80061ee:	3754      	adds	r7, #84	@ 0x54
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2200      	movs	r2, #0
 800620a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f7ff fb10 	bl	8005834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006214:	bf00      	nop
 8006216:	3710      	adds	r7, #16
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006228:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	220f      	movs	r2, #15
 8006238:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	699a      	ldr	r2, [r3, #24]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f042 0208 	orr.w	r2, r2, #8
 8006248:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2220      	movs	r2, #32
 800624e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f7ff faf5 	bl	8005848 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800625e:	bf00      	nop
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b088      	sub	sp, #32
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	e853 3f00 	ldrex	r3, [r3]
 800627a:	60bb      	str	r3, [r7, #8]
   return(result);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006282:	61fb      	str	r3, [r7, #28]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	461a      	mov	r2, r3
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	61bb      	str	r3, [r7, #24]
 800628e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006290:	6979      	ldr	r1, [r7, #20]
 8006292:	69ba      	ldr	r2, [r7, #24]
 8006294:	e841 2300 	strex	r3, r2, [r1]
 8006298:	613b      	str	r3, [r7, #16]
   return(result);
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1e6      	bne.n	800626e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7ff faac 	bl	800580c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062b4:	bf00      	nop
 80062b6:	3720      	adds	r7, #32
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b09c      	sub	sp, #112	@ 0x70
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80062ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062d4:	2b22      	cmp	r3, #34	@ 0x22
 80062d6:	f040 80be 	bne.w	8006456 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80062e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80062e8:	b2d9      	uxtb	r1, r3
 80062ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f4:	400a      	ands	r2, r1
 80062f6:	b2d2      	uxtb	r2, r2
 80062f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fe:	1c5a      	adds	r2, r3, #1
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800630a:	b29b      	uxth	r3, r3
 800630c:	3b01      	subs	r3, #1
 800630e:	b29a      	uxth	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800631c:	b29b      	uxth	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	f040 80a1 	bne.w	8006466 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006332:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006334:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006338:	66bb      	str	r3, [r7, #104]	@ 0x68
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	461a      	mov	r2, r3
 8006340:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006342:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006344:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006348:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006350:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1e6      	bne.n	8006324 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	3308      	adds	r3, #8
 800635c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006360:	e853 3f00 	ldrex	r3, [r3]
 8006364:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006368:	f023 0301 	bic.w	r3, r3, #1
 800636c:	667b      	str	r3, [r7, #100]	@ 0x64
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3308      	adds	r3, #8
 8006374:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006376:	647a      	str	r2, [r7, #68]	@ 0x44
 8006378:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800637c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800637e:	e841 2300 	strex	r3, r2, [r1]
 8006382:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1e5      	bne.n	8006356 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2220      	movs	r2, #32
 800638e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a33      	ldr	r2, [pc, #204]	@ (8006470 <UART_RxISR_8BIT+0x1b4>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d01f      	beq.n	80063e8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d018      	beq.n	80063e8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063be:	e853 3f00 	ldrex	r3, [r3]
 80063c2:	623b      	str	r3, [r7, #32]
   return(result);
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	461a      	mov	r2, r3
 80063d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063dc:	e841 2300 	strex	r3, r2, [r1]
 80063e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1e6      	bne.n	80063b6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d12e      	bne.n	800644e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	e853 3f00 	ldrex	r3, [r3]
 8006402:	60fb      	str	r3, [r7, #12]
   return(result);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0310 	bic.w	r3, r3, #16
 800640a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	461a      	mov	r2, r3
 8006412:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006414:	61fb      	str	r3, [r7, #28]
 8006416:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006418:	69b9      	ldr	r1, [r7, #24]
 800641a:	69fa      	ldr	r2, [r7, #28]
 800641c:	e841 2300 	strex	r3, r2, [r1]
 8006420:	617b      	str	r3, [r7, #20]
   return(result);
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1e6      	bne.n	80063f6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	69db      	ldr	r3, [r3, #28]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b10      	cmp	r3, #16
 8006434:	d103      	bne.n	800643e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2210      	movs	r2, #16
 800643c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006444:	4619      	mov	r1, r3
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7fa fc08 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800644c:	e00b      	b.n	8006466 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f7ff f9e6 	bl	8005820 <HAL_UART_RxCpltCallback>
}
 8006454:	e007      	b.n	8006466 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	699a      	ldr	r2, [r3, #24]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0208 	orr.w	r2, r2, #8
 8006464:	619a      	str	r2, [r3, #24]
}
 8006466:	bf00      	nop
 8006468:	3770      	adds	r7, #112	@ 0x70
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	44002400 	.word	0x44002400

08006474 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b09c      	sub	sp, #112	@ 0x70
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006482:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800648c:	2b22      	cmp	r3, #34	@ 0x22
 800648e:	f040 80be 	bne.w	800660e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006498:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80064a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80064a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80064aa:	4013      	ands	r3, r2
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b6:	1c9a      	adds	r2, r3, #2
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f040 80a1 	bne.w	800661e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064e4:	e853 3f00 	ldrex	r3, [r3]
 80064e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80064ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80064fc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006500:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006502:	e841 2300 	strex	r3, r2, [r1]
 8006506:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006508:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800650a:	2b00      	cmp	r3, #0
 800650c:	d1e6      	bne.n	80064dc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	3308      	adds	r3, #8
 8006514:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800651e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006520:	f023 0301 	bic.w	r3, r3, #1
 8006524:	663b      	str	r3, [r7, #96]	@ 0x60
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	3308      	adds	r3, #8
 800652c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800652e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006530:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006532:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006534:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006536:	e841 2300 	strex	r3, r2, [r1]
 800653a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800653c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1e5      	bne.n	800650e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2220      	movs	r2, #32
 8006546:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a33      	ldr	r2, [pc, #204]	@ (8006628 <UART_RxISR_16BIT+0x1b4>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d01f      	beq.n	80065a0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d018      	beq.n	80065a0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006574:	6a3b      	ldr	r3, [r7, #32]
 8006576:	e853 3f00 	ldrex	r3, [r3]
 800657a:	61fb      	str	r3, [r7, #28]
   return(result);
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006582:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	461a      	mov	r2, r3
 800658a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800658c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800658e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006590:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006594:	e841 2300 	strex	r3, r2, [r1]
 8006598:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1e6      	bne.n	800656e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d12e      	bne.n	8006606 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	e853 3f00 	ldrex	r3, [r3]
 80065ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	f023 0310 	bic.w	r3, r3, #16
 80065c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	461a      	mov	r2, r3
 80065ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80065cc:	61bb      	str	r3, [r7, #24]
 80065ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d0:	6979      	ldr	r1, [r7, #20]
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	e841 2300 	strex	r3, r2, [r1]
 80065d8:	613b      	str	r3, [r7, #16]
   return(result);
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1e6      	bne.n	80065ae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	69db      	ldr	r3, [r3, #28]
 80065e6:	f003 0310 	and.w	r3, r3, #16
 80065ea:	2b10      	cmp	r3, #16
 80065ec:	d103      	bne.n	80065f6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2210      	movs	r2, #16
 80065f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065fc:	4619      	mov	r1, r3
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7fa fb2c 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006604:	e00b      	b.n	800661e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7ff f90a 	bl	8005820 <HAL_UART_RxCpltCallback>
}
 800660c:	e007      	b.n	800661e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	699a      	ldr	r2, [r3, #24]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0208 	orr.w	r2, r2, #8
 800661c:	619a      	str	r2, [r3, #24]
}
 800661e:	bf00      	nop
 8006620:	3770      	adds	r7, #112	@ 0x70
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	44002400 	.word	0x44002400

0800662c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b0ac      	sub	sp, #176	@ 0xb0
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800663a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006662:	2b22      	cmp	r3, #34	@ 0x22
 8006664:	f040 8183 	bne.w	800696e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800666e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006672:	e126      	b.n	80068c2 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800667a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800667e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006682:	b2d9      	uxtb	r1, r3
 8006684:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006688:	b2da      	uxtb	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800668e:	400a      	ands	r2, r1
 8006690:	b2d2      	uxtb	r2, r2
 8006692:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80066ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066be:	f003 0307 	and.w	r3, r3, #7
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d053      	beq.n	800676e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d011      	beq.n	80066f6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80066d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80066d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00b      	beq.n	80066f6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2201      	movs	r2, #1
 80066e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ec:	f043 0201 	orr.w	r2, r3, #1
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d011      	beq.n	8006726 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00b      	beq.n	8006726 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2202      	movs	r2, #2
 8006714:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800671c:	f043 0204 	orr.w	r2, r3, #4
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006726:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	d011      	beq.n	8006756 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006732:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00b      	beq.n	8006756 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2204      	movs	r2, #4
 8006744:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800674c:	f043 0202 	orr.w	r2, r3, #2
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800675c:	2b00      	cmp	r3, #0
 800675e:	d006      	beq.n	800676e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7ff f867 	bl	8005834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006774:	b29b      	uxth	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	f040 80a3 	bne.w	80068c2 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800678a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800678c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006790:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	461a      	mov	r2, r3
 800679a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800679e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80067a0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80067a4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80067ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e4      	bne.n	800677c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	3308      	adds	r3, #8
 80067b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067bc:	e853 3f00 	ldrex	r3, [r3]
 80067c0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80067c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067c8:	f023 0301 	bic.w	r3, r3, #1
 80067cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	3308      	adds	r3, #8
 80067d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80067da:	66ba      	str	r2, [r7, #104]	@ 0x68
 80067dc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067de:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80067e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80067e2:	e841 2300 	strex	r3, r2, [r1]
 80067e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80067e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1e1      	bne.n	80067b2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a60      	ldr	r2, [pc, #384]	@ (8006988 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d021      	beq.n	8006850 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d01a      	beq.n	8006850 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800682a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800682e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	461a      	mov	r2, r3
 8006838:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800683c:	657b      	str	r3, [r7, #84]	@ 0x54
 800683e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006842:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800684a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e4      	bne.n	800681a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006854:	2b01      	cmp	r3, #1
 8006856:	d130      	bne.n	80068ba <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006866:	e853 3f00 	ldrex	r3, [r3]
 800686a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686e:	f023 0310 	bic.w	r3, r3, #16
 8006872:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006880:	643b      	str	r3, [r7, #64]	@ 0x40
 8006882:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006884:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006886:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006888:	e841 2300 	strex	r3, r2, [r1]
 800688c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1e4      	bne.n	800685e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	69db      	ldr	r3, [r3, #28]
 800689a:	f003 0310 	and.w	r3, r3, #16
 800689e:	2b10      	cmp	r3, #16
 80068a0:	d103      	bne.n	80068aa <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2210      	movs	r2, #16
 80068a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80068b0:	4619      	mov	r1, r3
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7fa f9d2 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80068b8:	e00e      	b.n	80068d8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7fe ffb0 	bl	8005820 <HAL_UART_RxCpltCallback>
        break;
 80068c0:	e00a      	b.n	80068d8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80068c2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d006      	beq.n	80068d8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80068ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068ce:	f003 0320 	and.w	r3, r3, #32
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f47f aece 	bne.w	8006674 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068de:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80068e2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d049      	beq.n	800697e <UART_RxISR_8BIT_FIFOEN+0x352>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80068f0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d242      	bcs.n	800697e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3308      	adds	r3, #8
 80068fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	e853 3f00 	ldrex	r3, [r3]
 8006906:	61fb      	str	r3, [r7, #28]
   return(result);
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800690e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	3308      	adds	r3, #8
 8006918:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800691c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800691e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006924:	e841 2300 	strex	r3, r2, [r1]
 8006928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1e3      	bne.n	80068f8 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a16      	ldr	r2, [pc, #88]	@ (800698c <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006934:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	e853 3f00 	ldrex	r3, [r3]
 8006942:	60bb      	str	r3, [r7, #8]
   return(result);
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f043 0320 	orr.w	r3, r3, #32
 800694a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006958:	61bb      	str	r3, [r7, #24]
 800695a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	6979      	ldr	r1, [r7, #20]
 800695e:	69ba      	ldr	r2, [r7, #24]
 8006960:	e841 2300 	strex	r3, r2, [r1]
 8006964:	613b      	str	r3, [r7, #16]
   return(result);
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1e4      	bne.n	8006936 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800696c:	e007      	b.n	800697e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	699a      	ldr	r2, [r3, #24]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f042 0208 	orr.w	r2, r2, #8
 800697c:	619a      	str	r2, [r3, #24]
}
 800697e:	bf00      	nop
 8006980:	37b0      	adds	r7, #176	@ 0xb0
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	44002400 	.word	0x44002400
 800698c:	080062bd 	.word	0x080062bd

08006990 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b0ae      	sub	sp, #184	@ 0xb8
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800699e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069c6:	2b22      	cmp	r3, #34	@ 0x22
 80069c8:	f040 8187 	bne.w	8006cda <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80069d2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80069d6:	e12a      	b.n	8006c2e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069de:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80069ea:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80069ee:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80069f2:	4013      	ands	r3, r2
 80069f4:	b29a      	uxth	r2, r3
 80069f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a00:	1c9a      	adds	r2, r3, #2
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	69db      	ldr	r3, [r3, #28]
 8006a1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006a22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a26:	f003 0307 	and.w	r3, r3, #7
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d053      	beq.n	8006ad6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d011      	beq.n	8006a5e <UART_RxISR_16BIT_FIFOEN+0xce>
 8006a3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00b      	beq.n	8006a5e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a54:	f043 0201 	orr.w	r2, r3, #1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a62:	f003 0302 	and.w	r3, r3, #2
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d011      	beq.n	8006a8e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006a6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00b      	beq.n	8006a8e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a84:	f043 0204 	orr.w	r2, r3, #4
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a92:	f003 0304 	and.w	r3, r3, #4
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d011      	beq.n	8006abe <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006a9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00b      	beq.n	8006abe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2204      	movs	r2, #4
 8006aac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ab4:	f043 0202 	orr.w	r2, r3, #2
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d006      	beq.n	8006ad6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f7fe feb3 	bl	8005834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f040 80a5 	bne.w	8006c2e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006af2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006af4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006af8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	461a      	mov	r2, r3
 8006b02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b0a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b12:	e841 2300 	strex	r3, r2, [r1]
 8006b16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1e2      	bne.n	8006ae4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3308      	adds	r3, #8
 8006b24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b28:	e853 3f00 	ldrex	r3, [r3]
 8006b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b34:	f023 0301 	bic.w	r3, r3, #1
 8006b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	3308      	adds	r3, #8
 8006b42:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006b46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b4e:	e841 2300 	strex	r3, r2, [r1]
 8006b52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1e1      	bne.n	8006b1e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2220      	movs	r2, #32
 8006b5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a60      	ldr	r2, [pc, #384]	@ (8006cf4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d021      	beq.n	8006bbc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d01a      	beq.n	8006bbc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b8e:	e853 3f00 	ldrex	r3, [r3]
 8006b92:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ba8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006baa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006bae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006bb0:	e841 2300 	strex	r3, r2, [r1]
 8006bb4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006bb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1e4      	bne.n	8006b86 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d130      	bne.n	8006c26 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd2:	e853 3f00 	ldrex	r3, [r3]
 8006bd6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bda:	f023 0310 	bic.w	r3, r3, #16
 8006bde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006bec:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006bf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006bf4:	e841 2300 	strex	r3, r2, [r1]
 8006bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1e4      	bne.n	8006bca <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	69db      	ldr	r3, [r3, #28]
 8006c06:	f003 0310 	and.w	r3, r3, #16
 8006c0a:	2b10      	cmp	r3, #16
 8006c0c:	d103      	bne.n	8006c16 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2210      	movs	r2, #16
 8006c14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f7fa f81c 	bl	8000c5c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006c24:	e00e      	b.n	8006c44 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f7fe fdfa 	bl	8005820 <HAL_UART_RxCpltCallback>
        break;
 8006c2c:	e00a      	b.n	8006c44 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006c2e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d006      	beq.n	8006c44 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8006c36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006c3a:	f003 0320 	and.w	r3, r3, #32
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f47f aeca 	bne.w	80069d8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c4a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006c4e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d049      	beq.n	8006cea <UART_RxISR_16BIT_FIFOEN+0x35a>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006c5c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d242      	bcs.n	8006cea <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	3308      	adds	r3, #8
 8006c6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	e853 3f00 	ldrex	r3, [r3]
 8006c72:	623b      	str	r3, [r7, #32]
   return(result);
 8006c74:	6a3b      	ldr	r3, [r7, #32]
 8006c76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3308      	adds	r3, #8
 8006c84:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006c88:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e3      	bne.n	8006c64 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a16      	ldr	r2, [pc, #88]	@ (8006cf8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006ca0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f043 0320 	orr.w	r3, r3, #32
 8006cb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cc4:	61fb      	str	r3, [r7, #28]
 8006cc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc8:	69b9      	ldr	r1, [r7, #24]
 8006cca:	69fa      	ldr	r2, [r7, #28]
 8006ccc:	e841 2300 	strex	r3, r2, [r1]
 8006cd0:	617b      	str	r3, [r7, #20]
   return(result);
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1e4      	bne.n	8006ca2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006cd8:	e007      	b.n	8006cea <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	699a      	ldr	r2, [r3, #24]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f042 0208 	orr.w	r2, r2, #8
 8006ce8:	619a      	str	r2, [r3, #24]
}
 8006cea:	bf00      	nop
 8006cec:	37b8      	adds	r7, #184	@ 0xb8
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	44002400 	.word	0x44002400
 8006cf8:	08006475 	.word	0x08006475

08006cfc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006d18:	bf00      	nop
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006d2c:	bf00      	nop
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d101      	bne.n	8006d4e <HAL_UARTEx_EnableFifoMode+0x16>
 8006d4a:	2302      	movs	r3, #2
 8006d4c:	e02b      	b.n	8006da6 <HAL_UARTEx_EnableFifoMode+0x6e>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2224      	movs	r2, #36	@ 0x24
 8006d5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 0201 	bic.w	r2, r2, #1
 8006d74:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006d84:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fa06 	bl	80071a0 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2220      	movs	r2, #32
 8006d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dae:	b580      	push	{r7, lr}
 8006db0:	b084      	sub	sp, #16
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
 8006db6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d101      	bne.n	8006dc6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	e02d      	b.n	8006e22 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2224      	movs	r2, #36	@ 0x24
 8006dd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 0201 	bic.w	r2, r2, #1
 8006dec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	683a      	ldr	r2, [r7, #0]
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f9cc 	bl	80071a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2220      	movs	r2, #32
 8006e14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3710      	adds	r7, #16
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}

08006e2a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e2a:	b580      	push	{r7, lr}
 8006e2c:	b084      	sub	sp, #16
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
 8006e32:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d101      	bne.n	8006e42 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e3e:	2302      	movs	r3, #2
 8006e40:	e02d      	b.n	8006e9e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2224      	movs	r2, #36	@ 0x24
 8006e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 0201 	bic.w	r2, r2, #1
 8006e68:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	683a      	ldr	r2, [r7, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f98e 	bl	80071a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2220      	movs	r2, #32
 8006e90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b088      	sub	sp, #32
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	603b      	str	r3, [r7, #0]
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ebc:	2b20      	cmp	r3, #32
 8006ebe:	f040 80fe 	bne.w	80070be <HAL_UARTEx_ReceiveToIdle+0x218>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d002      	beq.n	8006ece <HAL_UARTEx_ReceiveToIdle+0x28>
 8006ec8:	88fb      	ldrh	r3, [r7, #6]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d101      	bne.n	8006ed2 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e0f6      	b.n	80070c0 <HAL_UARTEx_ReceiveToIdle+0x21a>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006edc:	2b40      	cmp	r3, #64	@ 0x40
 8006ede:	d107      	bne.n	8006ef0 <HAL_UARTEx_ReceiveToIdle+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689a      	ldr	r2, [r3, #8]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eee:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2222      	movs	r2, #34	@ 0x22
 8006efc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2201      	movs	r2, #1
 8006f04:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f0c:	f7fa f806 	bl	8000f1c <HAL_GetTick>
 8006f10:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	88fa      	ldrh	r2, [r7, #6]
 8006f16:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	88fa      	ldrh	r2, [r7, #6]
 8006f1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f2a:	d10e      	bne.n	8006f4a <HAL_UARTEx_ReceiveToIdle+0xa4>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d105      	bne.n	8006f40 <HAL_UARTEx_ReceiveToIdle+0x9a>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006f3a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f3e:	e02d      	b.n	8006f9c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	22ff      	movs	r2, #255	@ 0xff
 8006f44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f48:	e028      	b.n	8006f9c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10d      	bne.n	8006f6e <HAL_UARTEx_ReceiveToIdle+0xc8>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d104      	bne.n	8006f64 <HAL_UARTEx_ReceiveToIdle+0xbe>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	22ff      	movs	r2, #255	@ 0xff
 8006f5e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f62:	e01b      	b.n	8006f9c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	227f      	movs	r2, #127	@ 0x7f
 8006f68:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f6c:	e016      	b.n	8006f9c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f76:	d10d      	bne.n	8006f94 <HAL_UARTEx_ReceiveToIdle+0xee>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d104      	bne.n	8006f8a <HAL_UARTEx_ReceiveToIdle+0xe4>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	227f      	movs	r2, #127	@ 0x7f
 8006f84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f88:	e008      	b.n	8006f9c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	223f      	movs	r2, #63	@ 0x3f
 8006f8e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f92:	e003      	b.n	8006f9c <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006fa2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fac:	d108      	bne.n	8006fc0 <HAL_UARTEx_ReceiveToIdle+0x11a>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d104      	bne.n	8006fc0 <HAL_UARTEx_ReceiveToIdle+0x11a>
    {
      pdata8bits  = NULL;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	61bb      	str	r3, [r7, #24]
 8006fbe:	e003      	b.n	8006fc8 <HAL_UARTEx_ReceiveToIdle+0x122>
    }
    else
    {
      pdata8bits  = pData;
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006fce:	e05f      	b.n	8007090 <HAL_UARTEx_ReceiveToIdle+0x1ea>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	f003 0310 	and.w	r3, r3, #16
 8006fda:	2b10      	cmp	r3, #16
 8006fdc:	d110      	bne.n	8007000 <HAL_UARTEx_ReceiveToIdle+0x15a>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2210      	movs	r2, #16
 8006fe4:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	881b      	ldrh	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d008      	beq.n	8007000 <HAL_UARTEx_ReceiveToIdle+0x15a>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	e05f      	b.n	80070c0 <HAL_UARTEx_ReceiveToIdle+0x21a>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	f003 0320 	and.w	r3, r3, #32
 800700a:	2b20      	cmp	r3, #32
 800700c:	d12b      	bne.n	8007066 <HAL_UARTEx_ReceiveToIdle+0x1c0>
      {
        if (pdata8bits == NULL)
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10c      	bne.n	800702e <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701a:	b29a      	uxth	r2, r3
 800701c:	8a7b      	ldrh	r3, [r7, #18]
 800701e:	4013      	ands	r3, r2
 8007020:	b29a      	uxth	r2, r3
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	3302      	adds	r3, #2
 800702a:	61bb      	str	r3, [r7, #24]
 800702c:	e00c      	b.n	8007048 <HAL_UARTEx_ReceiveToIdle+0x1a2>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007034:	b2da      	uxtb	r2, r3
 8007036:	8a7b      	ldrh	r3, [r7, #18]
 8007038:	b2db      	uxtb	r3, r3
 800703a:	4013      	ands	r3, r2
 800703c:	b2da      	uxtb	r2, r3
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	3301      	adds	r3, #1
 8007046:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	881b      	ldrh	r3, [r3, #0]
 800704c:	3301      	adds	r3, #1
 800704e:	b29a      	uxth	r2, r3
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800705a:	b29b      	uxth	r3, r3
 800705c:	3b01      	subs	r3, #1
 800705e:	b29a      	uxth	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800706c:	d010      	beq.n	8007090 <HAL_UARTEx_ReceiveToIdle+0x1ea>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800706e:	f7f9 ff55 	bl	8000f1c <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800707a:	429a      	cmp	r2, r3
 800707c:	d302      	bcc.n	8007084 <HAL_UARTEx_ReceiveToIdle+0x1de>
 800707e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007080:	2b00      	cmp	r3, #0
 8007082:	d105      	bne.n	8007090 <HAL_UARTEx_ReceiveToIdle+0x1ea>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2220      	movs	r2, #32
 8007088:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e017      	b.n	80070c0 <HAL_UARTEx_ReceiveToIdle+0x21a>
    while (huart->RxXferCount > 0U)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007096:	b29b      	uxth	r3, r3
 8007098:	2b00      	cmp	r3, #0
 800709a:	d199      	bne.n	8006fd0 <HAL_UARTEx_ReceiveToIdle+0x12a>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2220      	movs	r2, #32
 80070b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80070ba:	2300      	movs	r3, #0
 80070bc:	e000      	b.n	80070c0 <HAL_UARTEx_ReceiveToIdle+0x21a>
  }
  else
  {
    return HAL_BUSY;
 80070be:	2302      	movs	r3, #2
  }
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3720      	adds	r7, #32
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b08c      	sub	sp, #48	@ 0x30
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	4613      	mov	r3, r2
 80070d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070e2:	2b20      	cmp	r3, #32
 80070e4:	d14a      	bne.n	800717c <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d002      	beq.n	80070f2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 80070ec:	88fb      	ldrh	r3, [r7, #6]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e043      	b.n	800717e <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007100:	2b40      	cmp	r3, #64	@ 0x40
 8007102:	d107      	bne.n	8007114 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689a      	ldr	r2, [r3, #8]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007112:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2201      	movs	r2, #1
 8007118:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8007120:	88fb      	ldrh	r3, [r7, #6]
 8007122:	461a      	mov	r2, r3
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f7fe fede 	bl	8005ee8 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007130:	2b01      	cmp	r3, #1
 8007132:	d11d      	bne.n	8007170 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2210      	movs	r2, #16
 800713a:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	e853 3f00 	ldrex	r3, [r3]
 8007148:	617b      	str	r3, [r7, #20]
   return(result);
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f043 0310 	orr.w	r3, r3, #16
 8007150:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	461a      	mov	r2, r3
 8007158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
 800715c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715e:	6a39      	ldr	r1, [r7, #32]
 8007160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007162:	e841 2300 	strex	r3, r2, [r1]
 8007166:	61fb      	str	r3, [r7, #28]
   return(result);
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1e6      	bne.n	800713c <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800716e:	e002      	b.n	8007176 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007176:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800717a:	e000      	b.n	800717e <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800717c:	2302      	movs	r3, #2
  }
}
 800717e:	4618      	mov	r0, r3
 8007180:	3730      	adds	r7, #48	@ 0x30
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 8007186:	b480      	push	{r7}
 8007188:	b083      	sub	sp, #12
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 8007192:	4618      	mov	r0, r3
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
	...

080071a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d108      	bne.n	80071c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071c0:	e031      	b.n	8007226 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071c2:	2308      	movs	r3, #8
 80071c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071c6:	2308      	movs	r3, #8
 80071c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	0e5b      	lsrs	r3, r3, #25
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	0f5b      	lsrs	r3, r3, #29
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	f003 0307 	and.w	r3, r3, #7
 80071e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071ea:	7bbb      	ldrb	r3, [r7, #14]
 80071ec:	7b3a      	ldrb	r2, [r7, #12]
 80071ee:	4911      	ldr	r1, [pc, #68]	@ (8007234 <UARTEx_SetNbDataToProcess+0x94>)
 80071f0:	5c8a      	ldrb	r2, [r1, r2]
 80071f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071f6:	7b3a      	ldrb	r2, [r7, #12]
 80071f8:	490f      	ldr	r1, [pc, #60]	@ (8007238 <UARTEx_SetNbDataToProcess+0x98>)
 80071fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007200:	b29a      	uxth	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007208:	7bfb      	ldrb	r3, [r7, #15]
 800720a:	7b7a      	ldrb	r2, [r7, #13]
 800720c:	4909      	ldr	r1, [pc, #36]	@ (8007234 <UARTEx_SetNbDataToProcess+0x94>)
 800720e:	5c8a      	ldrb	r2, [r1, r2]
 8007210:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007214:	7b7a      	ldrb	r2, [r7, #13]
 8007216:	4908      	ldr	r1, [pc, #32]	@ (8007238 <UARTEx_SetNbDataToProcess+0x98>)
 8007218:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800721a:	fb93 f3f2 	sdiv	r3, r3, r2
 800721e:	b29a      	uxth	r2, r3
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007226:	bf00      	nop
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	08008a64 	.word	0x08008a64
 8007238:	08008a6c 	.word	0x08008a6c

0800723c <Int2Str>:
  * @param  str: The string
  * @param  intnum: The intger to be converted
  * @retval None
  */
void Int2Str(uint8_t* str, int32_t intnum)
{
 800723c:	b480      	push	{r7}
 800723e:	b087      	sub	sp, #28
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 8007246:	4b26      	ldr	r3, [pc, #152]	@ (80072e0 <Int2Str+0xa4>)
 8007248:	613b      	str	r3, [r7, #16]
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]
 800724e:	2300      	movs	r3, #0
 8007250:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 8007252:	2300      	movs	r3, #0
 8007254:	617b      	str	r3, [r7, #20]
 8007256:	e038      	b.n	80072ca <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 8007258:	683a      	ldr	r2, [r7, #0]
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007260:	b2da      	uxtb	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	1c59      	adds	r1, r3, #1
 8007266:	60f9      	str	r1, [r7, #12]
 8007268:	6879      	ldr	r1, [r7, #4]
 800726a:	440b      	add	r3, r1
 800726c:	3230      	adds	r2, #48	@ 0x30
 800726e:	b2d2      	uxtb	r2, r2
 8007270:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	fbb3 f2f2 	udiv	r2, r3, r2
 800727a:	6939      	ldr	r1, [r7, #16]
 800727c:	fb01 f202 	mul.w	r2, r1, r2
 8007280:	1a9b      	subs	r3, r3, r2
 8007282:	603b      	str	r3, [r7, #0]
		Div /= 10;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	4a17      	ldr	r2, [pc, #92]	@ (80072e4 <Int2Str+0xa8>)
 8007288:	fba2 2303 	umull	r2, r3, r2, r3
 800728c:	08db      	lsrs	r3, r3, #3
 800728e:	613b      	str	r3, [r7, #16]
		if ((str[j-1] == '0') & (Status == 0))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	3b01      	subs	r3, #1
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	4413      	add	r3, r2
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	2b30      	cmp	r3, #48	@ 0x30
 800729c:	bf0c      	ite	eq
 800729e:	2301      	moveq	r3, #1
 80072a0:	2300      	movne	r3, #0
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	bf0c      	ite	eq
 80072aa:	2301      	moveq	r3, #1
 80072ac:	2300      	movne	r3, #0
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	4013      	ands	r3, r2
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <Int2Str+0x82>
		{
			j = 0;
 80072b8:	2300      	movs	r3, #0
 80072ba:	60fb      	str	r3, [r7, #12]
 80072bc:	e002      	b.n	80072c4 <Int2Str+0x88>
		}
		else
		{
			Status++;
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	3301      	adds	r3, #1
 80072c2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	3301      	adds	r3, #1
 80072c8:	617b      	str	r3, [r7, #20]
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	2b09      	cmp	r3, #9
 80072ce:	d9c3      	bls.n	8007258 <Int2Str+0x1c>
		}
	}
}
 80072d0:	bf00      	nop
 80072d2:	bf00      	nop
 80072d4:	371c      	adds	r7, #28
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	3b9aca00 	.word	0x3b9aca00
 80072e4:	cccccccd 	.word	0xcccccccd

080072e8 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  s: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *s)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
	// while (*s != '\0')
	// {
	// 	SerialPutChar(*s);
	// 	s++;
	// }
	HAL_UART_Transmit(&huart1, s, strlen((const char*)s), HAL_MAX_DELAY);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f7f8 ffdb 	bl	80002ac <strlen>
 80072f6:	4603      	mov	r3, r0
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072fe:	6879      	ldr	r1, [r7, #4]
 8007300:	4803      	ldr	r0, [pc, #12]	@ (8007310 <Serial_PutString+0x28>)
 8007302:	f7fd fd69 	bl	8004dd8 <HAL_UART_Transmit>
#endif
}
 8007306:	bf00      	nop
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	2000004c 	.word	0x2000004c

08007314 <FLASH_PagesMask>:
  * @brief  Calculate the number of pages
  * @param  Size: The image size
  * @retval The number of pages
  */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8007314:	b480      	push	{r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 800731c:	2300      	movs	r3, #0
 800731e:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800732a:	2b00      	cmp	r3, #0
 800732c:	d004      	beq.n	8007338 <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	0b5b      	lsrs	r3, r3, #13
 8007332:	3301      	adds	r3, #1
 8007334:	60fb      	str	r3, [r7, #12]
 8007336:	e002      	b.n	800733e <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	0b5b      	lsrs	r3, r3, #13
 800733c:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 800733e:	68fb      	ldr	r3, [r7, #12]
}
 8007340:	4618      	mov	r0, r3
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b08e      	sub	sp, #56	@ 0x38
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	460b      	mov	r3, r1
 8007356:	70fb      	strb	r3, [r7, #3]
	   uint32_t EraseCounter = 0x0;
 8007358:	2300      	movs	r3, #0
 800735a:	637b      	str	r3, [r7, #52]	@ 0x34
	    uint8_t erase_cont[3] = {0};
 800735c:	f107 031c 	add.w	r3, r7, #28
 8007360:	2100      	movs	r1, #0
 8007362:	460a      	mov	r2, r1
 8007364:	801a      	strh	r2, [r3, #0]
 8007366:	460a      	mov	r2, r1
 8007368:	709a      	strb	r2, [r3, #2]
	    HAL_StatusTypeDef status = HAL_OK;
 800736a:	2300      	movs	r3, #0
 800736c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    FLASH_EraseInitTypeDef EraseInitStruct;
	    uint32_t SectorError = 0;
 8007370:	2300      	movs	r3, #0
 8007372:	60bb      	str	r3, [r7, #8]

	    // 计算全局起始扇区和总扇区数
	    uint32_t global_start_sector = (ApplicationAddress - FLASH_BASE) / PAGE_SIZE;  // = 6
 8007374:	2306      	movs	r3, #6
 8007376:	62bb      	str	r3, [r7, #40]	@ 0x28
	    uint32_t total_sectors = FLASH_PagesMask(size);  // 例如 = 4
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4618      	mov	r0, r3
 800737c:	f7ff ffca 	bl	8007314 <FLASH_PagesMask>
 8007380:	62f8      	str	r0, [r7, #44]	@ 0x2c

	    uint32_t sectors_per_bank = 8;  // 每个 Bank 8 个扇区
 8007382:	2308      	movs	r3, #8
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24

	    HAL_FLASH_Unlock();
 8007386:	f7fa f8ab 	bl	80014e0 <HAL_FLASH_Unlock>
	    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800738a:	2304      	movs	r3, #4
 800738c:	60fb      	str	r3, [r7, #12]

	    // Bank 1 擦除（如果起始在 Bank 1）
	    if (global_start_sector < sectors_per_bank) {
 800738e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007392:	429a      	cmp	r2, r3
 8007394:	d220      	bcs.n	80073d8 <EraseSomePages+0x8c>
	        // 计算 Bank 1 能擦除的扇区数
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 8007396:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739a:	4413      	add	r3, r2
	                                 ? total_sectors
	                                 : (sectors_per_bank - global_start_sector);
 800739c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800739e:	429a      	cmp	r2, r3
 80073a0:	d203      	bcs.n	80073aa <EraseSomePages+0x5e>
 80073a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	e000      	b.n	80073ac <EraseSomePages+0x60>
 80073aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 80073ac:	623b      	str	r3, [r7, #32]

	        EraseInitStruct.Banks = FLASH_BANK_1;
 80073ae:	2301      	movs	r3, #1
 80073b0:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = global_start_sector;  // Bank 1 的扇区 6
 80073b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b4:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = bank1_sectors;
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80073ba:	f107 0208 	add.w	r2, r7, #8
 80073be:	f107 030c 	add.w	r3, r7, #12
 80073c2:	4611      	mov	r1, r2
 80073c4:	4618      	mov	r0, r3
 80073c6:	f7fa f971 	bl	80016ac <HAL_FLASHEx_Erase>
 80073ca:	4603      	mov	r3, r0
 80073cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	        total_sectors -= bank1_sectors;
 80073d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    }

	    // Bank 2 擦除（如果还有剩余扇区）
	    if (total_sectors > 0 && status == HAL_OK) {
 80073d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d014      	beq.n	8007408 <EraseSomePages+0xbc>
 80073de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d110      	bne.n	8007408 <EraseSomePages+0xbc>
	        EraseInitStruct.Banks = FLASH_BANK_2;
 80073e6:	2302      	movs	r3, #2
 80073e8:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = 0;  // Bank 2 从扇区 0 开始
 80073ea:	2300      	movs	r3, #0
 80073ec:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = total_sectors;
 80073ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073f0:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80073f2:	f107 0208 	add.w	r2, r7, #8
 80073f6:	f107 030c 	add.w	r3, r7, #12
 80073fa:	4611      	mov	r1, r2
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7fa f955 	bl	80016ac <HAL_FLASHEx_Erase>
 8007402:	4603      	mov	r3, r0
 8007404:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	if(status == HAL_OK)
 8007408:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800740c:	2b00      	cmp	r3, #0
 800740e:	d11d      	bne.n	800744c <EraseSomePages+0x100>
	{
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 8007410:	2300      	movs	r3, #0
 8007412:	637b      	str	r3, [r7, #52]	@ 0x34
 8007414:	e016      	b.n	8007444 <EraseSomePages+0xf8>
		{
			if(outPutCont == 1)
 8007416:	78fb      	ldrb	r3, [r7, #3]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d110      	bne.n	800743e <EraseSomePages+0xf2>
			{
				Int2Str(erase_cont, EraseCounter + 1);
 800741c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741e:	3301      	adds	r3, #1
 8007420:	461a      	mov	r2, r3
 8007422:	f107 031c 	add.w	r3, r7, #28
 8007426:	4611      	mov	r1, r2
 8007428:	4618      	mov	r0, r3
 800742a:	f7ff ff07 	bl	800723c <Int2Str>
				SerialPutString(erase_cont);
 800742e:	f107 031c 	add.w	r3, r7, #28
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff ff58 	bl	80072e8 <Serial_PutString>
				SerialPutString("@");
 8007438:	480b      	ldr	r0, [pc, #44]	@ (8007468 <EraseSomePages+0x11c>)
 800743a:	f7ff ff55 	bl	80072e8 <Serial_PutString>
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 800743e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007440:	3301      	adds	r3, #1
 8007442:	637b      	str	r3, [r7, #52]	@ 0x34
 8007444:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007448:	429a      	cmp	r2, r3
 800744a:	d3e4      	bcc.n	8007416 <EraseSomePages+0xca>
			}
		}
	}

	HAL_FLASH_Lock();
 800744c:	f7fa f86e 	bl	800152c <HAL_FLASH_Lock>

	if(status != HAL_OK)
 8007450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007454:	2b00      	cmp	r3, #0
 8007456:	d001      	beq.n	800745c <EraseSomePages+0x110>
	{
		return 0;
 8007458:	2300      	movs	r3, #0
 800745a:	e000      	b.n	800745e <EraseSomePages+0x112>
	}
	return 1;
 800745c:	2301      	movs	r3, #1
}
 800745e:	4618      	mov	r0, r3
 8007460:	3738      	adds	r7, #56	@ 0x38
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	08008730 	.word	0x08008730

0800746c <FLASH_DisableWriteProtectionPages>:


/************************************************************************/

static void FLASH_DisableWriteProtectionPages(void)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	af00      	add	r7, sp, #0
	SerialPutString("Write protection control is not supported in this implementation.\r\n");
 8007470:	4802      	ldr	r0, [pc, #8]	@ (800747c <FLASH_DisableWriteProtectionPages+0x10>)
 8007472:	f7ff ff39 	bl	80072e8 <Serial_PutString>
}
 8007476:	bf00      	nop
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	08008734 	.word	0x08008734

08007480 <IAP_WriteFlag>:


/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	4603      	mov	r3, r0
 8007488:	80fb      	strh	r3, [r7, #6]
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 800748a:	1dbb      	adds	r3, r7, #6
 800748c:	2201      	movs	r2, #1
 800748e:	4619      	mov	r1, r3
 8007490:	4803      	ldr	r0, [pc, #12]	@ (80074a0 <IAP_WriteFlag+0x20>)
 8007492:	f000 ffbf 	bl	8008414 <STMFLASH_Write>
#else 
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
#endif 	
}
 8007496:	bf00      	nop
 8007498:	3708      	adds	r7, #8
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	0800a000 	.word	0x0800a000

080074a4 <IAP_ReadFlag>:

/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	af00      	add	r7, sp, #0
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
 80074a8:	4802      	ldr	r0, [pc, #8]	@ (80074b4 <IAP_ReadFlag+0x10>)
 80074aa:	f000 fe89 	bl	80081c0 <STMFLASH_ReadHalfWord>
 80074ae:	4603      	mov	r3, r0
#else
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
#endif 	
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	0800a000 	.word	0x0800a000

080074b8 <IAP_UART_Init>:


/************************************************************************/
void IAP_UART_Init(void)
{
 80074b8:	b480      	push	{r7}
 80074ba:	af00      	add	r7, sp, #0
    // USART initialization is handled by MX_USART1_UART_Init() in main.c
}
 80074bc:	bf00      	nop
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr

080074c6 <IAP_Init>:

void IAP_Init(void)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	af00      	add	r7, sp, #0
    IAP_UART_Init();
 80074ca:	f7ff fff5 	bl	80074b8 <IAP_UART_Init>
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
#endif
}
 80074ce:	bf00      	nop
 80074d0:	bd80      	pop	{r7, pc}
	...

080074d4 <IAP_RunApp>:
/************************************************************************/
extern UART_HandleTypeDef huart1;
int8_t IAP_RunApp(void)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
		// 读取应用程序的初始栈指针
	uint32_t sp = (*(__IO uint32_t*)ApplicationAddress);
 80074da:	4b2b      	ldr	r3, [pc, #172]	@ (8007588 <IAP_RunApp+0xb4>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	60bb      	str	r3, [r7, #8]
	
	// 验证栈指针是否有效 (STM32H503 SRAM: 0x20000000-0x20008000, 32KB)
	// 栈指针应该在 SRAM 起始地址和结束地址之间（含结束地址）
	if (sp >= 0x20000000 && sp <= 0x20008000)
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074e6:	d345      	bcc.n	8007574 <IAP_RunApp+0xa0>
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	4a28      	ldr	r2, [pc, #160]	@ (800758c <IAP_RunApp+0xb8>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d841      	bhi.n	8007574 <IAP_RunApp+0xa0>
	{   
		SerialPutString("\r\n Run to app.\r\n");
 80074f0:	4827      	ldr	r0, [pc, #156]	@ (8007590 <IAP_RunApp+0xbc>)
 80074f2:	f7ff fef9 	bl	80072e8 <Serial_PutString>
  __ASM volatile ("cpsid i" : : : "memory");
 80074f6:	b672      	cpsid	i
}
 80074f8:	bf00      	nop
		
		// 1. 关闭全局中断
		__disable_irq();
		
		// 2. 去初始化外设
		HAL_UART_MspDeInit(&huart1);
 80074fa:	4826      	ldr	r0, [pc, #152]	@ (8007594 <IAP_RunApp+0xc0>)
 80074fc:	f7f9 fb8c 	bl	8000c18 <HAL_UART_MspDeInit>
		HAL_DeInit();
 8007500:	f7f9 fc3e 	bl	8000d80 <HAL_DeInit>
		
		// 3. 关闭 SysTick
		SysTick->CTRL = 0;
 8007504:	4b24      	ldr	r3, [pc, #144]	@ (8007598 <IAP_RunApp+0xc4>)
 8007506:	2200      	movs	r2, #0
 8007508:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 800750a:	4b23      	ldr	r3, [pc, #140]	@ (8007598 <IAP_RunApp+0xc4>)
 800750c:	2200      	movs	r2, #0
 800750e:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
 8007510:	4b21      	ldr	r3, [pc, #132]	@ (8007598 <IAP_RunApp+0xc4>)
 8007512:	2200      	movs	r2, #0
 8007514:	609a      	str	r2, [r3, #8]
		
		// 4. 清除所有挂起的中断
		for (uint8_t i = 0; i < 8; i++)
 8007516:	2300      	movs	r3, #0
 8007518:	73fb      	strb	r3, [r7, #15]
 800751a:	e010      	b.n	800753e <IAP_RunApp+0x6a>
		{
			NVIC->ICER[i] = 0xFFFFFFFF;
 800751c:	4a1f      	ldr	r2, [pc, #124]	@ (800759c <IAP_RunApp+0xc8>)
 800751e:	7bfb      	ldrb	r3, [r7, #15]
 8007520:	3320      	adds	r3, #32
 8007522:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007526:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NVIC->ICPR[i] = 0xFFFFFFFF;
 800752a:	4a1c      	ldr	r2, [pc, #112]	@ (800759c <IAP_RunApp+0xc8>)
 800752c:	7bfb      	ldrb	r3, [r7, #15]
 800752e:	3360      	adds	r3, #96	@ 0x60
 8007530:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007534:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint8_t i = 0; i < 8; i++)
 8007538:	7bfb      	ldrb	r3, [r7, #15]
 800753a:	3301      	adds	r3, #1
 800753c:	73fb      	strb	r3, [r7, #15]
 800753e:	7bfb      	ldrb	r3, [r7, #15]
 8007540:	2b07      	cmp	r3, #7
 8007542:	d9eb      	bls.n	800751c <IAP_RunApp+0x48>
		}
		
		// 5. 设置向量表偏移到应用程序地址
		SCB->VTOR = ApplicationAddress;
 8007544:	4b16      	ldr	r3, [pc, #88]	@ (80075a0 <IAP_RunApp+0xcc>)
 8007546:	4a10      	ldr	r2, [pc, #64]	@ (8007588 <IAP_RunApp+0xb4>)
 8007548:	609a      	str	r2, [r3, #8]
		SCB_CleanInvalidateDCache();
		SCB_DisableDCache();
		#endif
		
		// 7. 设置主栈指针
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 800754a:	4b0f      	ldr	r3, [pc, #60]	@ (8007588 <IAP_RunApp+0xb4>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f383 8808 	msr	MSP, r3
}
 8007556:	bf00      	nop
		
		// 8. 获取复位向量地址并跳转
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8007558:	4b12      	ldr	r3, [pc, #72]	@ (80075a4 <IAP_RunApp+0xd0>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a12      	ldr	r2, [pc, #72]	@ (80075a8 <IAP_RunApp+0xd4>)
 800755e:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8007560:	4b11      	ldr	r3, [pc, #68]	@ (80075a8 <IAP_RunApp+0xd4>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	461a      	mov	r2, r3
 8007566:	4b11      	ldr	r3, [pc, #68]	@ (80075ac <IAP_RunApp+0xd8>)
 8007568:	601a      	str	r2, [r3, #0]
		
		// 9. 跳转到应用程序
		Jump_To_Application();
 800756a:	4b10      	ldr	r3, [pc, #64]	@ (80075ac <IAP_RunApp+0xd8>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4798      	blx	r3
		
		return 0;
 8007570:	2300      	movs	r3, #0
 8007572:	e004      	b.n	800757e <IAP_RunApp+0xaa>
	}
	else
	{
		SerialPutString("\r\n Run to app error.\r\n");
 8007574:	480e      	ldr	r0, [pc, #56]	@ (80075b0 <IAP_RunApp+0xdc>)
 8007576:	f7ff feb7 	bl	80072e8 <Serial_PutString>
		return -1;
 800757a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 800757e:	4618      	mov	r0, r3
 8007580:	3710      	adds	r7, #16
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	0800c000 	.word	0x0800c000
 800758c:	20008000 	.word	0x20008000
 8007590:	08008778 	.word	0x08008778
 8007594:	2000004c 	.word	0x2000004c
 8007598:	e000e010 	.word	0xe000e010
 800759c:	e000e100 	.word	0xe000e100
 80075a0:	e000ed00 	.word	0xe000ed00
 80075a4:	0800c004 	.word	0x0800c004
 80075a8:	200000ec 	.word	0x200000ec
 80075ac:	200000e8 	.word	0x200000e8
 80075b0:	0800878c 	.word	0x0800878c

080075b4 <IAP_Main_Menu>:
/************************************************************************/
extern uint8_t UART1_flag;
extern UART_HandleTypeDef huart1;
uint8_t cmdStr[CMD_STRING_SIZE] = {0};
void IAP_Main_Menu(void)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	af00      	add	r7, sp, #0

	BlockNbr = (FlashDestination - 0x08000000) >> 12;
 80075b8:	4b41      	ldr	r3, [pc, #260]	@ (80076c0 <IAP_Main_Menu+0x10c>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80075c0:	0b1b      	lsrs	r3, r3, #12
 80075c2:	4a40      	ldr	r2, [pc, #256]	@ (80076c4 <IAP_Main_Menu+0x110>)
 80075c4:	6013      	str	r3, [r2, #0]
	
	// UserMemoryMask calculation for STM32H503CBT6
	UserMemoryMask = 0;
 80075c6:	4b40      	ldr	r3, [pc, #256]	@ (80076c8 <IAP_Main_Menu+0x114>)
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]
	
	// Flash protection is not supported in this implementation
	FlashProtection = 0;
 80075cc:	4b3f      	ldr	r3, [pc, #252]	@ (80076cc <IAP_Main_Menu+0x118>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	601a      	str	r2, [r3, #0]
	// 打印菜单一次，避免循环反复刷屏
	SerialPutString("\r\n IAP Main Menu (V 0.2.0)\r\n");
 80075d2:	483f      	ldr	r0, [pc, #252]	@ (80076d0 <IAP_Main_Menu+0x11c>)
 80075d4:	f7ff fe88 	bl	80072e8 <Serial_PutString>
	SerialPutString(" update\r\n");
 80075d8:	483e      	ldr	r0, [pc, #248]	@ (80076d4 <IAP_Main_Menu+0x120>)
 80075da:	f7ff fe85 	bl	80072e8 <Serial_PutString>
	SerialPutString(" upload\r\n");
 80075de:	483e      	ldr	r0, [pc, #248]	@ (80076d8 <IAP_Main_Menu+0x124>)
 80075e0:	f7ff fe82 	bl	80072e8 <Serial_PutString>
	SerialPutString(" erase\r\n");
 80075e4:	483d      	ldr	r0, [pc, #244]	@ (80076dc <IAP_Main_Menu+0x128>)
 80075e6:	f7ff fe7f 	bl	80072e8 <Serial_PutString>
	SerialPutString(" menu\r\n");
 80075ea:	483d      	ldr	r0, [pc, #244]	@ (80076e0 <IAP_Main_Menu+0x12c>)
 80075ec:	f7ff fe7c 	bl	80072e8 <Serial_PutString>
	SerialPutString(" runapp\r\n");
 80075f0:	483c      	ldr	r0, [pc, #240]	@ (80076e4 <IAP_Main_Menu+0x130>)
 80075f2:	f7ff fe79 	bl	80072e8 <Serial_PutString>
	if(FlashProtection != 0)//There is write protected
 80075f6:	4b35      	ldr	r3, [pc, #212]	@ (80076cc <IAP_Main_Menu+0x118>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d002      	beq.n	8007604 <IAP_Main_Menu+0x50>
	{
		SerialPutString(" diswp\r\n");
 80075fe:	483a      	ldr	r0, [pc, #232]	@ (80076e8 <IAP_Main_Menu+0x134>)
 8007600:	f7ff fe72 	bl	80072e8 <Serial_PutString>
	}
	SerialPutString(" cmd> ");
 8007604:	4839      	ldr	r0, [pc, #228]	@ (80076ec <IAP_Main_Menu+0x138>)
 8007606:	f7ff fe6f 	bl	80072e8 <Serial_PutString>
	while (1)
	{

//		GetInputString(cmdStr);
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 800760a:	2280      	movs	r2, #128	@ 0x80
 800760c:	4938      	ldr	r1, [pc, #224]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 800760e:	4839      	ldr	r0, [pc, #228]	@ (80076f4 <IAP_Main_Menu+0x140>)
 8007610:	f7ff fd5a 	bl	80070c8 <HAL_UARTEx_ReceiveToIdle_IT>
		if(UART1_flag){
 8007614:	4b38      	ldr	r3, [pc, #224]	@ (80076f8 <IAP_Main_Menu+0x144>)
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d0f6      	beq.n	800760a <IAP_Main_Menu+0x56>
			UART1_flag=0;
 800761c:	4b36      	ldr	r3, [pc, #216]	@ (80076f8 <IAP_Main_Menu+0x144>)
 800761e:	2200      	movs	r2, #0
 8007620:	701a      	strb	r2, [r3, #0]
			if(strcmp((char *)cmdStr, CMD_UPDATE_STR) == 0)
 8007622:	4936      	ldr	r1, [pc, #216]	@ (80076fc <IAP_Main_Menu+0x148>)
 8007624:	4832      	ldr	r0, [pc, #200]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 8007626:	f7f8 fe37 	bl	8000298 <strcmp>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d104      	bne.n	800763a <IAP_Main_Menu+0x86>
			{
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 8007630:	f64e 60ee 	movw	r0, #61166	@ 0xeeee
 8007634:	f7ff ff24 	bl	8007480 <IAP_WriteFlag>
				return;
 8007638:	e041      	b.n	80076be <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_UPLOAD_STR) == 0)
 800763a:	4931      	ldr	r1, [pc, #196]	@ (8007700 <IAP_Main_Menu+0x14c>)
 800763c:	482c      	ldr	r0, [pc, #176]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 800763e:	f7f8 fe2b 	bl	8000298 <strcmp>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d104      	bne.n	8007652 <IAP_Main_Menu+0x9e>
			{
				IAP_WriteFlag(UPLOAD_FLAG_DATA);
 8007648:	f64d 50dd 	movw	r0, #56797	@ 0xdddd
 800764c:	f7ff ff18 	bl	8007480 <IAP_WriteFlag>
				return;
 8007650:	e035      	b.n	80076be <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_ERASE_STR) == 0)
 8007652:	492c      	ldr	r1, [pc, #176]	@ (8007704 <IAP_Main_Menu+0x150>)
 8007654:	4826      	ldr	r0, [pc, #152]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 8007656:	f7f8 fe1f 	bl	8000298 <strcmp>
 800765a:	4603      	mov	r3, r0
 800765c:	2b00      	cmp	r3, #0
 800765e:	d104      	bne.n	800766a <IAP_Main_Menu+0xb6>
			{
				IAP_WriteFlag(ERASE_FLAG_DATA);
 8007660:	f64c 40cc 	movw	r0, #52428	@ 0xcccc
 8007664:	f7ff ff0c 	bl	8007480 <IAP_WriteFlag>
				return;
 8007668:	e029      	b.n	80076be <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_MENU_STR) == 0)
 800766a:	4927      	ldr	r1, [pc, #156]	@ (8007708 <IAP_Main_Menu+0x154>)
 800766c:	4820      	ldr	r0, [pc, #128]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 800766e:	f7f8 fe13 	bl	8000298 <strcmp>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d103      	bne.n	8007680 <IAP_Main_Menu+0xcc>
			{
				IAP_WriteFlag(INIT_FLAG_DATA);
 8007678:	2000      	movs	r0, #0
 800767a:	f7ff ff01 	bl	8007480 <IAP_WriteFlag>
 800767e:	e018      	b.n	80076b2 <IAP_Main_Menu+0xfe>
			}
			else if(strcmp((char *)cmdStr, CMD_RUNAPP_STR) == 0)
 8007680:	4922      	ldr	r1, [pc, #136]	@ (800770c <IAP_Main_Menu+0x158>)
 8007682:	481b      	ldr	r0, [pc, #108]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 8007684:	f7f8 fe08 	bl	8000298 <strcmp>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d104      	bne.n	8007698 <IAP_Main_Menu+0xe4>
			{
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 800768e:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8007692:	f7ff fef5 	bl	8007480 <IAP_WriteFlag>
				return;
 8007696:	e012      	b.n	80076be <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_DISWP_STR) == 0)
 8007698:	491d      	ldr	r1, [pc, #116]	@ (8007710 <IAP_Main_Menu+0x15c>)
 800769a:	4815      	ldr	r0, [pc, #84]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 800769c:	f7f8 fdfc 	bl	8000298 <strcmp>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d102      	bne.n	80076ac <IAP_Main_Menu+0xf8>
			{
				FLASH_DisableWriteProtectionPages();
 80076a6:	f7ff fee1 	bl	800746c <FLASH_DisableWriteProtectionPages>
 80076aa:	e002      	b.n	80076b2 <IAP_Main_Menu+0xfe>
			}
			else
			{
				SerialPutString(" Invalid CMD !\r\n");
 80076ac:	4819      	ldr	r0, [pc, #100]	@ (8007714 <IAP_Main_Menu+0x160>)
 80076ae:	f7ff fe1b 	bl	80072e8 <Serial_PutString>
			}
			memset(cmdStr,0,CMD_STRING_SIZE);
 80076b2:	2280      	movs	r2, #128	@ 0x80
 80076b4:	2100      	movs	r1, #0
 80076b6:	480e      	ldr	r0, [pc, #56]	@ (80076f0 <IAP_Main_Menu+0x13c>)
 80076b8:	f000 ffd2 	bl	8008660 <memset>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 80076bc:	e7a5      	b.n	800760a <IAP_Main_Menu+0x56>
		}
	}
}
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	2000002c 	.word	0x2000002c
 80076c4:	200000f0 	.word	0x200000f0
 80076c8:	200000f4 	.word	0x200000f4
 80076cc:	200000f8 	.word	0x200000f8
 80076d0:	080087a4 	.word	0x080087a4
 80076d4:	080087c4 	.word	0x080087c4
 80076d8:	080087d0 	.word	0x080087d0
 80076dc:	080087dc 	.word	0x080087dc
 80076e0:	080087e8 	.word	0x080087e8
 80076e4:	080087f0 	.word	0x080087f0
 80076e8:	080087fc 	.word	0x080087fc
 80076ec:	08008808 	.word	0x08008808
 80076f0:	200000fc 	.word	0x200000fc
 80076f4:	2000004c 	.word	0x2000004c
 80076f8:	200000e0 	.word	0x200000e0
 80076fc:	08008810 	.word	0x08008810
 8007700:	08008818 	.word	0x08008818
 8007704:	08008820 	.word	0x08008820
 8007708:	08008828 	.word	0x08008828
 800770c:	08008830 	.word	0x08008830
 8007710:	08008838 	.word	0x08008838
 8007714:	08008840 	.word	0x08008840

08007718 <IAP_Update>:

// 基于协议的固件更新（新版本）
extern uint8_t UART1_in_update_mode;  // 声明外部变量

int8_t IAP_Update(void)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b08a      	sub	sp, #40	@ 0x28
 800771c:	af02      	add	r7, sp, #8
    uint16_t rx_len = 0;
 800771e:	2300      	movs	r3, #0
 8007720:	81fb      	strh	r3, [r7, #14]
    uint32_t start_time;
//    uint32_t last_progress = 0;
    HAL_StatusTypeDef status;
    
    // 设置标志：进入 Update 模式
    UART1_in_update_mode = 1;
 8007722:	4b72      	ldr	r3, [pc, #456]	@ (80078ec <IAP_Update+0x1d4>)
 8007724:	2201      	movs	r2, #1
 8007726:	701a      	strb	r2, [r3, #0]
    
    // 关键修复：禁用UART中断，防止中断干扰阻塞式接收
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8007728:	203a      	movs	r0, #58	@ 0x3a
 800772a:	f7f9 fd2b 	bl	8001184 <HAL_NVIC_DisableIRQ>
    
    // 1. 初始化协议层
    Protocol_IAP_Init();
 800772e:	f000 fa29 	bl	8007b84 <Protocol_IAP_Init>
    
    // 2. 擦除Flash
    SerialPutString("\r\n=== IAP Update Mode ===\r\n");
 8007732:	486f      	ldr	r0, [pc, #444]	@ (80078f0 <IAP_Update+0x1d8>)
 8007734:	f7ff fdd8 	bl	80072e8 <Serial_PutString>
    SerialPutString("Erasing flash...\r\n");
 8007738:	486e      	ldr	r0, [pc, #440]	@ (80078f4 <IAP_Update+0x1dc>)
 800773a:	f7ff fdd5 	bl	80072e8 <Serial_PutString>
    if (!EraseSomePages(FLASH_IMAGE_SIZE, 1))
 800773e:	2101      	movs	r1, #1
 8007740:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007744:	f7ff fe02 	bl	800734c <EraseSomePages>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10b      	bne.n	8007766 <IAP_Update+0x4e>
    {
        SerialPutString("Erase failed!\r\n");
 800774e:	486a      	ldr	r0, [pc, #424]	@ (80078f8 <IAP_Update+0x1e0>)
 8007750:	f7ff fdca 	bl	80072e8 <Serial_PutString>
        UART1_in_update_mode = 0;
 8007754:	4b65      	ldr	r3, [pc, #404]	@ (80078ec <IAP_Update+0x1d4>)
 8007756:	2200      	movs	r2, #0
 8007758:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 800775a:	203a      	movs	r0, #58	@ 0x3a
 800775c:	f7f9 fd04 	bl	8001168 <HAL_NVIC_EnableIRQ>
//        free(rx_buffer);
        return -1;
 8007760:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007764:	e0be      	b.n	80078e4 <IAP_Update+0x1cc>
//    uint8_t err_str[12];
//    Int2Str(err_str, huart1.ErrorCode);
//    SerialPutString(err_str);
//    SerialPutString("\r\n");
    
    start_time = HAL_GetTick();
 8007766:	f7f9 fbd9 	bl	8000f1c <HAL_GetTick>
 800776a:	61f8      	str	r0, [r7, #28]

    // 3. 主循环：使用 ReceiveToIdle 一次接收多个字节
    while (1)
    {
        // 检查总超时 (30秒)
        if ((HAL_GetTick() - start_time) > 30000)
 800776c:	f7f9 fbd6 	bl	8000f1c <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	f247 5230 	movw	r2, #30000	@ 0x7530
 800777a:	4293      	cmp	r3, r2
 800777c:	d90b      	bls.n	8007796 <IAP_Update+0x7e>
        {
            SerialPutString("\r\n=== Update Timeout! ===\r\n");
 800777e:	485f      	ldr	r0, [pc, #380]	@ (80078fc <IAP_Update+0x1e4>)
 8007780:	f7ff fdb2 	bl	80072e8 <Serial_PutString>
            UART1_in_update_mode = 0;  // 退出 Update 模式
 8007784:	4b59      	ldr	r3, [pc, #356]	@ (80078ec <IAP_Update+0x1d4>)
 8007786:	2200      	movs	r2, #0
 8007788:	701a      	strb	r2, [r3, #0]
            HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 800778a:	203a      	movs	r0, #58	@ 0x3a
 800778c:	f7f9 fcec 	bl	8001168 <HAL_NVIC_EnableIRQ>
//            free(rx_buffer);
            return -2;
 8007790:	f06f 0301 	mvn.w	r3, #1
 8007794:	e0a6      	b.n	80078e4 <IAP_Update+0x1cc>
        }
        memset(rx_buffer,0,MAX_FRAME_SIZE);
 8007796:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800779a:	2100      	movs	r1, #0
 800779c:	4858      	ldr	r0, [pc, #352]	@ (8007900 <IAP_Update+0x1e8>)
 800779e:	f000 ff5f 	bl	8008660 <memset>
        rx_len=0;
 80077a2:	2300      	movs	r3, #0
 80077a4:	81fb      	strh	r3, [r7, #14]
        // 清除之前可能的错误标志
        __HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);
 80077a6:	4b57      	ldr	r3, [pc, #348]	@ (8007904 <IAP_Update+0x1ec>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2208      	movs	r2, #8
 80077ac:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);
 80077ae:	4b55      	ldr	r3, [pc, #340]	@ (8007904 <IAP_Update+0x1ec>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	2202      	movs	r2, #2
 80077b4:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);
 80077b6:	4b53      	ldr	r3, [pc, #332]	@ (8007904 <IAP_Update+0x1ec>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2204      	movs	r2, #4
 80077bc:	621a      	str	r2, [r3, #32]
        
        // 使用 ReceiveToIdle 接收数据，遇到总线空闲或缓冲区满就返回
        // 超时设置为5秒，如果5秒内没有数据开始接收则超时
        status = HAL_UARTEx_ReceiveToIdle(&huart1, rx_buffer, sizeof(rx_buffer), &rx_len, 10000);
 80077be:	f107 030e 	add.w	r3, r7, #14
 80077c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80077c6:	9200      	str	r2, [sp, #0]
 80077c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80077cc:	494c      	ldr	r1, [pc, #304]	@ (8007900 <IAP_Update+0x1e8>)
 80077ce:	484d      	ldr	r0, [pc, #308]	@ (8007904 <IAP_Update+0x1ec>)
 80077d0:	f7ff fb69 	bl	8006ea6 <HAL_UARTEx_ReceiveToIdle>
 80077d4:	4603      	mov	r3, r0
 80077d6:	76fb      	strb	r3, [r7, #27]
        //HAL_UARTEx_ReceiveToIdle_IT(huart, rx_buffer, MAX_FRAME_SIZE);

		if (status == HAL_OK && rx_len>0)
 80077d8:	7efb      	ldrb	r3, [r7, #27]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d108      	bne.n	80077f0 <IAP_Update+0xd8>
 80077de:	89fb      	ldrh	r3, [r7, #14]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d005      	beq.n	80077f0 <IAP_Update+0xd8>
		{
			// 收到数据，调用协议解析
			Protocol_Receive(rx_buffer, rx_len);
 80077e4:	89fb      	ldrh	r3, [r7, #14]
 80077e6:	4619      	mov	r1, r3
 80077e8:	4845      	ldr	r0, [pc, #276]	@ (8007900 <IAP_Update+0x1e8>)
 80077ea:	f000 fbbd 	bl	8007f68 <Protocol_Receive>
 80077ee:	e075      	b.n	80078dc <IAP_Update+0x1c4>
		}
		else if (status == HAL_TIMEOUT)
 80077f0:	7efb      	ldrb	r3, [r7, #27]
 80077f2:	2b03      	cmp	r3, #3
 80077f4:	d124      	bne.n	8007840 <IAP_Update+0x128>
		{
			SerialPutString("\r\n[DEBUG] HAL_TIMEOUT detected\r\n");
 80077f6:	4844      	ldr	r0, [pc, #272]	@ (8007908 <IAP_Update+0x1f0>)
 80077f8:	f7ff fd76 	bl	80072e8 <Serial_PutString>
			// 如果已经接收过数据，超时认为传输完成
			uint32_t total_received = Protocol_IAP_GetProgress();
 80077fc:	f000 fa1a 	bl	8007c34 <Protocol_IAP_GetProgress>
 8007800:	6138      	str	r0, [r7, #16]
			if (total_received > 0)
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d017      	beq.n	8007838 <IAP_Update+0x120>
			{
				SerialPutString("\r\n=== Update Successful! ===\r\n");
 8007808:	4840      	ldr	r0, [pc, #256]	@ (800790c <IAP_Update+0x1f4>)
 800780a:	f7ff fd6d 	bl	80072e8 <Serial_PutString>
				uint8_t size_str[12];
				Int2Str(size_str, total_received);
 800780e:	693a      	ldr	r2, [r7, #16]
 8007810:	463b      	mov	r3, r7
 8007812:	4611      	mov	r1, r2
 8007814:	4618      	mov	r0, r3
 8007816:	f7ff fd11 	bl	800723c <Int2Str>
				SerialPutString("Total received: ");
 800781a:	483d      	ldr	r0, [pc, #244]	@ (8007910 <IAP_Update+0x1f8>)
 800781c:	f7ff fd64 	bl	80072e8 <Serial_PutString>
				SerialPutString(size_str);
 8007820:	463b      	mov	r3, r7
 8007822:	4618      	mov	r0, r3
 8007824:	f7ff fd60 	bl	80072e8 <Serial_PutString>
				UART1_in_update_mode = 0;  // 退出 Update 模式
 8007828:	4b30      	ldr	r3, [pc, #192]	@ (80078ec <IAP_Update+0x1d4>)
 800782a:	2200      	movs	r2, #0
 800782c:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 800782e:	203a      	movs	r0, #58	@ 0x3a
 8007830:	f7f9 fc9a 	bl	8001168 <HAL_NVIC_EnableIRQ>
				return 0;
 8007834:	2300      	movs	r3, #0
 8007836:	e055      	b.n	80078e4 <IAP_Update+0x1cc>
			}
			// 如果还没有接收任何数据，继续等待
			SerialPutString("\r\n[DEBUG] No data received yet, continue waiting...\r\n");
 8007838:	4836      	ldr	r0, [pc, #216]	@ (8007914 <IAP_Update+0x1fc>)
 800783a:	f7ff fd55 	bl	80072e8 <Serial_PutString>
 800783e:	e04d      	b.n	80078dc <IAP_Update+0x1c4>
		}
		else if (status == HAL_OK && rx_len == 0)
 8007840:	7efb      	ldrb	r3, [r7, #27]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d106      	bne.n	8007854 <IAP_Update+0x13c>
 8007846:	89fb      	ldrh	r3, [r7, #14]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d103      	bne.n	8007854 <IAP_Update+0x13c>
		{
			// 收到 IDLE 但没有数据（可能是残留的 IDLE 标志）
			SerialPutString("\r\n[DEBUG] Received IDLE with no data, continue...\r\n");
 800784c:	4832      	ldr	r0, [pc, #200]	@ (8007918 <IAP_Update+0x200>)
 800784e:	f7ff fd4b 	bl	80072e8 <Serial_PutString>
 8007852:	e043      	b.n	80078dc <IAP_Update+0x1c4>
			// 继续循环，不退出
		}
		else
		{
			// 其他错误
			SerialPutString("\r\nUART receive error! Status: ");
 8007854:	4831      	ldr	r0, [pc, #196]	@ (800791c <IAP_Update+0x204>)
 8007856:	f7ff fd47 	bl	80072e8 <Serial_PutString>
			if (status == HAL_ERROR) SerialPutString("HAL_ERROR");
 800785a:	7efb      	ldrb	r3, [r7, #27]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d103      	bne.n	8007868 <IAP_Update+0x150>
 8007860:	482f      	ldr	r0, [pc, #188]	@ (8007920 <IAP_Update+0x208>)
 8007862:	f7ff fd41 	bl	80072e8 <Serial_PutString>
 8007866:	e009      	b.n	800787c <IAP_Update+0x164>
			else if (status == HAL_BUSY) SerialPutString("HAL_BUSY");
 8007868:	7efb      	ldrb	r3, [r7, #27]
 800786a:	2b02      	cmp	r3, #2
 800786c:	d103      	bne.n	8007876 <IAP_Update+0x15e>
 800786e:	482d      	ldr	r0, [pc, #180]	@ (8007924 <IAP_Update+0x20c>)
 8007870:	f7ff fd3a 	bl	80072e8 <Serial_PutString>
 8007874:	e002      	b.n	800787c <IAP_Update+0x164>
			else SerialPutString("UNKNOWN");
 8007876:	482c      	ldr	r0, [pc, #176]	@ (8007928 <IAP_Update+0x210>)
 8007878:	f7ff fd36 	bl	80072e8 <Serial_PutString>
			
			// 检查 UART 错误标志
			uint32_t error = HAL_UART_GetError(&huart1);
 800787c:	4821      	ldr	r0, [pc, #132]	@ (8007904 <IAP_Update+0x1ec>)
 800787e:	f7fd ffed 	bl	800585c <HAL_UART_GetError>
 8007882:	6178      	str	r0, [r7, #20]
			if (error & HAL_UART_ERROR_ORE) SerialPutString(" ORE(Overrun)");
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	f003 0308 	and.w	r3, r3, #8
 800788a:	2b00      	cmp	r3, #0
 800788c:	d002      	beq.n	8007894 <IAP_Update+0x17c>
 800788e:	4827      	ldr	r0, [pc, #156]	@ (800792c <IAP_Update+0x214>)
 8007890:	f7ff fd2a 	bl	80072e8 <Serial_PutString>
			if (error & HAL_UART_ERROR_FE) SerialPutString(" FE(Frame)");
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	f003 0304 	and.w	r3, r3, #4
 800789a:	2b00      	cmp	r3, #0
 800789c:	d002      	beq.n	80078a4 <IAP_Update+0x18c>
 800789e:	4824      	ldr	r0, [pc, #144]	@ (8007930 <IAP_Update+0x218>)
 80078a0:	f7ff fd22 	bl	80072e8 <Serial_PutString>
			if (error & HAL_UART_ERROR_NE) SerialPutString(" NE(Noise)");
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d002      	beq.n	80078b4 <IAP_Update+0x19c>
 80078ae:	4821      	ldr	r0, [pc, #132]	@ (8007934 <IAP_Update+0x21c>)
 80078b0:	f7ff fd1a 	bl	80072e8 <Serial_PutString>
			if (error & HAL_UART_ERROR_PE) SerialPutString(" PE(Parity)");
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d002      	beq.n	80078c4 <IAP_Update+0x1ac>
 80078be:	481e      	ldr	r0, [pc, #120]	@ (8007938 <IAP_Update+0x220>)
 80078c0:	f7ff fd12 	bl	80072e8 <Serial_PutString>
			SerialPutString("\r\n");
 80078c4:	481d      	ldr	r0, [pc, #116]	@ (800793c <IAP_Update+0x224>)
 80078c6:	f7ff fd0f 	bl	80072e8 <Serial_PutString>
			
			UART1_in_update_mode = 0;  // 退出 Update 模式
 80078ca:	4b08      	ldr	r3, [pc, #32]	@ (80078ec <IAP_Update+0x1d4>)
 80078cc:	2200      	movs	r2, #0
 80078ce:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(USART1_IRQn);  // 重新启用UART中断
 80078d0:	203a      	movs	r0, #58	@ 0x3a
 80078d2:	f7f9 fc49 	bl	8001168 <HAL_NVIC_EnableIRQ>
//			free(rx_buffer);
			return -1;
 80078d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80078da:	e003      	b.n	80078e4 <IAP_Update+0x1cc>
		}

		HAL_Delay(10);
 80078dc:	200a      	movs	r0, #10
 80078de:	f7f9 fb29 	bl	8000f34 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 30000)
 80078e2:	e743      	b.n	800776c <IAP_Update+0x54>

    }
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3720      	adds	r7, #32
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	200000e1 	.word	0x200000e1
 80078f0:	08008854 	.word	0x08008854
 80078f4:	08008870 	.word	0x08008870
 80078f8:	08008884 	.word	0x08008884
 80078fc:	08008894 	.word	0x08008894
 8007900:	2000017c 	.word	0x2000017c
 8007904:	2000004c 	.word	0x2000004c
 8007908:	080088b0 	.word	0x080088b0
 800790c:	080088d4 	.word	0x080088d4
 8007910:	080088f4 	.word	0x080088f4
 8007914:	08008908 	.word	0x08008908
 8007918:	08008940 	.word	0x08008940
 800791c:	08008974 	.word	0x08008974
 8007920:	08008994 	.word	0x08008994
 8007924:	080089a0 	.word	0x080089a0
 8007928:	080089ac 	.word	0x080089ac
 800792c:	080089b4 	.word	0x080089b4
 8007930:	080089c4 	.word	0x080089c4
 8007934:	080089d0 	.word	0x080089d0
 8007938:	080089dc 	.word	0x080089dc
 800793c:	080089e8 	.word	0x080089e8

08007940 <IAP_Erase>:
//}


/************************************************************************/
int8_t IAP_Erase(void)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b082      	sub	sp, #8
 8007944:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] = {0};
 8007946:	1d3b      	adds	r3, r7, #4
 8007948:	2100      	movs	r1, #0
 800794a:	460a      	mov	r2, r1
 800794c:	801a      	strh	r2, [r3, #0]
 800794e:	460a      	mov	r2, r1
 8007950:	709a      	strb	r2, [r3, #2]
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 8007952:	1d3b      	adds	r3, r7, #4
 8007954:	2104      	movs	r1, #4
 8007956:	4618      	mov	r0, r3
 8007958:	f7ff fc70 	bl	800723c <Int2Str>
	SerialPutString(" @");//?�????���bug
 800795c:	480c      	ldr	r0, [pc, #48]	@ (8007990 <IAP_Erase+0x50>)
 800795e:	f7ff fcc3 	bl	80072e8 <Serial_PutString>
	SerialPutString(erase_cont);
 8007962:	1d3b      	adds	r3, r7, #4
 8007964:	4618      	mov	r0, r3
 8007966:	f7ff fcbf 	bl	80072e8 <Serial_PutString>
	SerialPutString("@");
 800796a:	480a      	ldr	r0, [pc, #40]	@ (8007994 <IAP_Erase+0x54>)
 800796c:	f7ff fcbc 	bl	80072e8 <Serial_PutString>
	if(EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8007970:	2101      	movs	r1, #1
 8007972:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007976:	f7ff fce9 	bl	800734c <EraseSomePages>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d001      	beq.n	8007984 <IAP_Erase+0x44>
		return 0;
 8007980:	2300      	movs	r3, #0
 8007982:	e001      	b.n	8007988 <IAP_Erase+0x48>
	else
		return -1;
 8007984:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007988:	4618      	mov	r0, r3
 800798a:	3708      	adds	r7, #8
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	080089ec 	.word	0x080089ec
 8007994:	080089f0 	.word	0x080089f0

08007998 <crc32_calc>:
		0xB3667A2E, 0xC4614AB8,  0x5D681B02, 0x2A6F2B94,   0xB40BBE37, 0xC30C8EA1,  0x5A05DF1B, 0x2D02EF8D
};
// 计算缓冲区的CRC32值（多项式0x04C11DB7，标准CRC32）
// 参数：data-数据缓冲区，len-数据长度，init_crc-初始值（通常传0xFFFFFFFF）
// 返回：最终CRC32值（如需标准输出，需异或0xFFFFFFFF）
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	607a      	str	r2, [r7, #4]
    uint32_t crc = init_crc;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	617b      	str	r3, [r7, #20]
    while (len--) {
 80079a8:	e00d      	b.n	80079c6 <crc32_calc+0x2e>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	0a1a      	lsrs	r2, r3, #8
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	b2d9      	uxtb	r1, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	1c58      	adds	r0, r3, #1
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	404b      	eors	r3, r1
 80079bc:	4908      	ldr	r1, [pc, #32]	@ (80079e0 <crc32_calc+0x48>)
 80079be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80079c2:	4053      	eors	r3, r2
 80079c4:	617b      	str	r3, [r7, #20]
    while (len--) {
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	1e5a      	subs	r2, r3, #1
 80079ca:	60ba      	str	r2, [r7, #8]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1ec      	bne.n	80079aa <crc32_calc+0x12>
    }
    return crc;
 80079d0:	697b      	ldr	r3, [r7, #20]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	371c      	adds	r7, #28
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	08008a74 	.word	0x08008a74

080079e4 <crc32_c>:
// 简化接口：直接计算标准CRC32（初始值0xFFFFFFFF，结果异或0xFFFFFFFF）
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 80079ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079f2:	6839      	ldr	r1, [r7, #0]
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f7ff ffcf 	bl	8007998 <crc32_calc>
 80079fa:	4603      	mov	r3, r0
 80079fc:	43db      	mvns	r3, r3
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <decode_escape>:
// 转义解码函数
// original	escaped
// 0x7E	0x7A 0x55
// 0x7A	0x7A 0xAA
uint32_t decode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b087      	sub	sp, #28
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
 8007a0e:	60b9      	str	r1, [r7, #8]
 8007a10:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 8007a12:	2300      	movs	r3, #0
 8007a14:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++)
 8007a16:	2300      	movs	r3, #0
 8007a18:	613b      	str	r3, [r7, #16]
 8007a1a:	e04b      	b.n	8007ab4 <decode_escape+0xae>
    {
    	// only treat interior bytes (not the first/last few header/footer bytes) as candidates for escape sequences
    	if( i>=5 && i < src_len-5 )
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	2b04      	cmp	r3, #4
 8007a20:	d939      	bls.n	8007a96 <decode_escape+0x90>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	3b05      	subs	r3, #5
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d234      	bcs.n	8007a96 <decode_escape+0x90>
    	{
			if (src[i] == ESCAPE_FLAG)
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	4413      	add	r3, r2
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	2b7a      	cmp	r3, #122	@ 0x7a
 8007a36:	d123      	bne.n	8007a80 <decode_escape+0x7a>
			{
				if (src[i+1] == ESCAPE_7E)
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	68ba      	ldr	r2, [r7, #8]
 8007a3e:	4413      	add	r3, r2
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	2b55      	cmp	r3, #85	@ 0x55
 8007a44:	d10a      	bne.n	8007a5c <decode_escape+0x56>
				{
					dst[dst_idx++] = START_END_FLAG;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	1c5a      	adds	r2, r3, #1
 8007a4a:	617a      	str	r2, [r7, #20]
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	4413      	add	r3, r2
 8007a50:	227e      	movs	r2, #126	@ 0x7e
 8007a52:	701a      	strb	r2, [r3, #0]
					i++;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	3301      	adds	r3, #1
 8007a58:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 8007a5a:	e027      	b.n	8007aac <decode_escape+0xa6>
				}
				else if (src[i+1] == ESCAPE_7A) {
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	4413      	add	r3, r2
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	2baa      	cmp	r3, #170	@ 0xaa
 8007a68:	d120      	bne.n	8007aac <decode_escape+0xa6>
					dst[dst_idx++] = ESCAPE_FLAG;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	1c5a      	adds	r2, r3, #1
 8007a6e:	617a      	str	r2, [r7, #20]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	4413      	add	r3, r2
 8007a74:	227a      	movs	r2, #122	@ 0x7a
 8007a76:	701a      	strb	r2, [r3, #0]
					i++;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 8007a7e:	e015      	b.n	8007aac <decode_escape+0xa6>
	//				dst[dst_idx++] = src[i]; // 未知转义？直接输出
	//			}
			}
			else
			{
				dst[dst_idx++] = src[i];
 8007a80:	68ba      	ldr	r2, [r7, #8]
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	441a      	add	r2, r3
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	1c59      	adds	r1, r3, #1
 8007a8a:	6179      	str	r1, [r7, #20]
 8007a8c:	68f9      	ldr	r1, [r7, #12]
 8007a8e:	440b      	add	r3, r1
 8007a90:	7812      	ldrb	r2, [r2, #0]
 8007a92:	701a      	strb	r2, [r3, #0]
			if (src[i] == ESCAPE_FLAG)
 8007a94:	e00a      	b.n	8007aac <decode_escape+0xa6>
			}
    	}
    	else
    	{
			dst[dst_idx++] = src[i];
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	441a      	add	r2, r3
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	1c59      	adds	r1, r3, #1
 8007aa0:	6179      	str	r1, [r7, #20]
 8007aa2:	68f9      	ldr	r1, [r7, #12]
 8007aa4:	440b      	add	r3, r1
 8007aa6:	7812      	ldrb	r2, [r2, #0]
 8007aa8:	701a      	strb	r2, [r3, #0]
 8007aaa:	e000      	b.n	8007aae <decode_escape+0xa8>
			if (src[i] == ESCAPE_FLAG)
 8007aac:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++)
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	613b      	str	r3, [r7, #16]
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d3af      	bcc.n	8007a1c <decode_escape+0x16>
		}
    }
    return dst_idx; // 返回解码后长度
 8007abc:	697b      	ldr	r3, [r7, #20]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	371c      	adds	r7, #28
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr

08007aca <encode_escape>:
// 实现转义编码
uint32_t encode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 8007aca:	b480      	push	{r7}
 8007acc:	b087      	sub	sp, #28
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	60f8      	str	r0, [r7, #12]
 8007ad2:	60b9      	str	r1, [r7, #8]
 8007ad4:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++) {
 8007ada:	2300      	movs	r3, #0
 8007adc:	613b      	str	r3, [r7, #16]
 8007ade:	e046      	b.n	8007b6e <encode_escape+0xa4>
    	// 只有起始和结束的0x7E标志位不转义（第0字节和最后1字节）
    	if( i<5 || i>=src_len-5 )
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	2b04      	cmp	r3, #4
 8007ae4:	d904      	bls.n	8007af0 <encode_escape+0x26>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	3b05      	subs	r3, #5
 8007aea:	693a      	ldr	r2, [r7, #16]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d30a      	bcc.n	8007b06 <encode_escape+0x3c>
    	{
    		dst[dst_idx++] = src[i];
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	441a      	add	r2, r3
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	1c59      	adds	r1, r3, #1
 8007afa:	6179      	str	r1, [r7, #20]
 8007afc:	68f9      	ldr	r1, [r7, #12]
 8007afe:	440b      	add	r3, r1
 8007b00:	7812      	ldrb	r2, [r2, #0]
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	e030      	b.n	8007b68 <encode_escape+0x9e>
    	}
    	else{
			switch (src[i]) {
 8007b06:	68ba      	ldr	r2, [r7, #8]
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	2b7a      	cmp	r3, #122	@ 0x7a
 8007b10:	d010      	beq.n	8007b34 <encode_escape+0x6a>
 8007b12:	2b7e      	cmp	r3, #126	@ 0x7e
 8007b14:	d11d      	bne.n	8007b52 <encode_escape+0x88>
				case START_END_FLAG:  // 0x7E → 0x7A 0x55
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	1c5a      	adds	r2, r3, #1
 8007b1a:	617a      	str	r2, [r7, #20]
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	4413      	add	r3, r2
 8007b20:	227a      	movs	r2, #122	@ 0x7a
 8007b22:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	617a      	str	r2, [r7, #20]
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	2255      	movs	r2, #85	@ 0x55
 8007b30:	701a      	strb	r2, [r3, #0]
					break;
 8007b32:	e019      	b.n	8007b68 <encode_escape+0x9e>
				case ESCAPE_FLAG:     // 0x7A → 0x7A 0xAA
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	617a      	str	r2, [r7, #20]
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	227a      	movs	r2, #122	@ 0x7a
 8007b40:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	1c5a      	adds	r2, r3, #1
 8007b46:	617a      	str	r2, [r7, #20]
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	22aa      	movs	r2, #170	@ 0xaa
 8007b4e:	701a      	strb	r2, [r3, #0]
					break;
 8007b50:	e00a      	b.n	8007b68 <encode_escape+0x9e>
				default:
					dst[dst_idx++] = src[i];
 8007b52:	68ba      	ldr	r2, [r7, #8]
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	441a      	add	r2, r3
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	1c59      	adds	r1, r3, #1
 8007b5c:	6179      	str	r1, [r7, #20]
 8007b5e:	68f9      	ldr	r1, [r7, #12]
 8007b60:	440b      	add	r3, r1
 8007b62:	7812      	ldrb	r2, [r2, #0]
 8007b64:	701a      	strb	r2, [r3, #0]
					break;
 8007b66:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++) {
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	613b      	str	r3, [r7, #16]
 8007b6e:	693a      	ldr	r2, [r7, #16]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d3b4      	bcc.n	8007ae0 <encode_escape+0x16>
			}
    	}
    }
    return dst_idx;
 8007b76:	697b      	ldr	r3, [r7, #20]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	371c      	adds	r7, #28
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <Protocol_IAP_Init>:

// ==================== IAP公共接口 ====================
extern UART_HandleTypeDef huart1;
void Protocol_IAP_Init(void)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	af00      	add	r7, sp, #0
    iap_started = 0;
 8007b88:	4b22      	ldr	r3, [pc, #136]	@ (8007c14 <Protocol_IAP_Init+0x90>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	701a      	strb	r2, [r3, #0]
    iap_write_addr = ApplicationAddress;
 8007b8e:	4b22      	ldr	r3, [pc, #136]	@ (8007c18 <Protocol_IAP_Init+0x94>)
 8007b90:	4a22      	ldr	r2, [pc, #136]	@ (8007c1c <Protocol_IAP_Init+0x98>)
 8007b92:	601a      	str	r2, [r3, #0]
    iap_buf_idx = 0;
 8007b94:	4b22      	ldr	r3, [pc, #136]	@ (8007c20 <Protocol_IAP_Init+0x9c>)
 8007b96:	2200      	movs	r2, #0
 8007b98:	801a      	strh	r2, [r3, #0]
    iap_total_received = 0;
 8007b9a:	4b22      	ldr	r3, [pc, #136]	@ (8007c24 <Protocol_IAP_Init+0xa0>)
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	601a      	str	r2, [r3, #0]
    
    SerialPutString("IAP Init OK\r\n");
 8007ba0:	4821      	ldr	r0, [pc, #132]	@ (8007c28 <Protocol_IAP_Init+0xa4>)
 8007ba2:	f7ff fba1 	bl	80072e8 <Serial_PutString>

	// 1. 终止所有正在进行的 UART 操作
	HAL_UART_AbortReceive_IT(&huart1);
 8007ba6:	4821      	ldr	r0, [pc, #132]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007ba8:	f7fd fa8e 	bl	80050c8 <HAL_UART_AbortReceive_IT>
	HAL_UART_Abort(&huart1);
 8007bac:	481f      	ldr	r0, [pc, #124]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bae:	f7fd f9b1 	bl	8004f14 <HAL_UART_Abort>
	
	// 2. 清除所有 UART 错误标志
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 8007bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 8007bba:	4b1c      	ldr	r3, [pc, #112]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2202      	movs	r2, #2
 8007bc0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 8007bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2204      	movs	r2, #4
 8007bc8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 8007bca:	4b18      	ldr	r3, [pc, #96]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2208      	movs	r2, #8
 8007bd0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 8007bd2:	4b16      	ldr	r3, [pc, #88]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2210      	movs	r2, #16
 8007bd8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 8007bda:	4b14      	ldr	r3, [pc, #80]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007be2:	621a      	str	r2, [r3, #32]
	
	// 3. 清空接收 FIFO（读取所有数据）
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8007be4:	e002      	b.n	8007bec <Protocol_IAP_Init+0x68>
	{
		(void)huart1.Instance->RDR;  // 读取并丢弃
 8007be6:	4b11      	ldr	r3, [pc, #68]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8007bec:	4b0f      	ldr	r3, [pc, #60]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	69db      	ldr	r3, [r3, #28]
 8007bf2:	f003 0320 	and.w	r3, r3, #32
 8007bf6:	2b20      	cmp	r3, #32
 8007bf8:	d0f5      	beq.n	8007be6 <Protocol_IAP_Init+0x62>
	}
	
	// 4. 重置 UART 错误代码
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 8007bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8007c2c <Protocol_IAP_Init+0xa8>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	
	// 5. 等待状态完全恢复
	HAL_Delay(10);
 8007c02:	200a      	movs	r0, #10
 8007c04:	f7f9 f996 	bl	8000f34 <HAL_Delay>
	
	SerialPutString("UART fully reset\r\n");
 8007c08:	4809      	ldr	r0, [pc, #36]	@ (8007c30 <Protocol_IAP_Init+0xac>)
 8007c0a:	f7ff fb6d 	bl	80072e8 <Serial_PutString>
}
 8007c0e:	bf00      	nop
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20003199 	.word	0x20003199
 8007c18:	20000028 	.word	0x20000028
 8007c1c:	0800c000 	.word	0x0800c000
 8007c20:	2000319a 	.word	0x2000319a
 8007c24:	2000319c 	.word	0x2000319c
 8007c28:	080089f4 	.word	0x080089f4
 8007c2c:	2000004c 	.word	0x2000004c
 8007c30:	08008a04 	.word	0x08008a04

08007c34 <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
    return iap_total_received;
 8007c38:	4b03      	ldr	r3, [pc, #12]	@ (8007c48 <Protocol_IAP_GetProgress+0x14>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	2000319c 	.word	0x2000319c

08007c4c <parse_byte>:
// 帧格式：
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];
uint8_t boot_to_FPGA_UL1[8];
void parse_byte(uint8_t byte)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	4603      	mov	r3, r0
 8007c54:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8007c56:	4b9a      	ldr	r3, [pc, #616]	@ (8007ec0 <parse_byte+0x274>)
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	f200 817c 	bhi.w	8007f58 <parse_byte+0x30c>
 8007c60:	a201      	add	r2, pc, #4	@ (adr r2, 8007c68 <parse_byte+0x1c>)
 8007c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c66:	bf00      	nop
 8007c68:	08007c7d 	.word	0x08007c7d
 8007c6c:	08007c9f 	.word	0x08007c9f
 8007c70:	08007ce9 	.word	0x08007ce9
 8007c74:	08007d35 	.word	0x08007d35
 8007c78:	08007d7d 	.word	0x08007d7d
        case STATE_WAIT_START:
            if (byte == START_END_FLAG) {
 8007c7c:	79fb      	ldrb	r3, [r7, #7]
 8007c7e:	2b7e      	cmp	r3, #126	@ 0x7e
 8007c80:	f040 8163 	bne.w	8007f4a <parse_byte+0x2fe>
                state = STATE_READ_LEN;
 8007c84:	4b8e      	ldr	r3, [pc, #568]	@ (8007ec0 <parse_byte+0x274>)
 8007c86:	2201      	movs	r2, #1
 8007c88:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8007c8a:	4b8e      	ldr	r3, [pc, #568]	@ (8007ec4 <parse_byte+0x278>)
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]
                body_offset = 0;
 8007c90:	4b8d      	ldr	r3, [pc, #564]	@ (8007ec8 <parse_byte+0x27c>)
 8007c92:	2200      	movs	r2, #0
 8007c94:	601a      	str	r2, [r3, #0]
                body_len = 0;
 8007c96:	4b8d      	ldr	r3, [pc, #564]	@ (8007ecc <parse_byte+0x280>)
 8007c98:	2200      	movs	r2, #0
 8007c9a:	601a      	str	r2, [r3, #0]
            }
            break;
 8007c9c:	e155      	b.n	8007f4a <parse_byte+0x2fe>

        case STATE_READ_LEN:
            ((uint8_t*)&body_len)[recv_count] = byte;
 8007c9e:	4b89      	ldr	r3, [pc, #548]	@ (8007ec4 <parse_byte+0x278>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a8a      	ldr	r2, [pc, #552]	@ (8007ecc <parse_byte+0x280>)
 8007ca4:	4413      	add	r3, r2
 8007ca6:	79fa      	ldrb	r2, [r7, #7]
 8007ca8:	701a      	strb	r2, [r3, #0]
            recv_count++;
 8007caa:	4b86      	ldr	r3, [pc, #536]	@ (8007ec4 <parse_byte+0x278>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	4a84      	ldr	r2, [pc, #528]	@ (8007ec4 <parse_byte+0x278>)
 8007cb2:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8007cb4:	4b83      	ldr	r3, [pc, #524]	@ (8007ec4 <parse_byte+0x278>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b04      	cmp	r3, #4
 8007cba:	f040 8148 	bne.w	8007f4e <parse_byte+0x302>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 8007cbe:	4b83      	ldr	r3, [pc, #524]	@ (8007ecc <parse_byte+0x280>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d905      	bls.n	8007cd2 <parse_byte+0x86>
 8007cc6:	4b81      	ldr	r3, [pc, #516]	@ (8007ecc <parse_byte+0x280>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f640 72f6 	movw	r2, #4086	@ 0xff6
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d903      	bls.n	8007cda <parse_byte+0x8e>
                    state = STATE_WAIT_START;
 8007cd2:	4b7b      	ldr	r3, [pc, #492]	@ (8007ec0 <parse_byte+0x274>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	701a      	strb	r2, [r3, #0]
                    break;
 8007cd8:	e13e      	b.n	8007f58 <parse_byte+0x30c>
                }
                state = STATE_READ_BODY;
 8007cda:	4b79      	ldr	r3, [pc, #484]	@ (8007ec0 <parse_byte+0x274>)
 8007cdc:	2202      	movs	r2, #2
 8007cde:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8007ce0:	4b78      	ldr	r3, [pc, #480]	@ (8007ec4 <parse_byte+0x278>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]
            }
            break;
 8007ce6:	e132      	b.n	8007f4e <parse_byte+0x302>

        case STATE_READ_BODY:
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 8007ce8:	4b77      	ldr	r3, [pc, #476]	@ (8007ec8 <parse_byte+0x27c>)
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	4b77      	ldr	r3, [pc, #476]	@ (8007ecc <parse_byte+0x280>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d20c      	bcs.n	8007d0e <parse_byte+0xc2>
 8007cf4:	4b74      	ldr	r3, [pc, #464]	@ (8007ec8 <parse_byte+0x27c>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cfc:	d207      	bcs.n	8007d0e <parse_byte+0xc2>
				frame_buf[body_offset++] = byte;
 8007cfe:	4b72      	ldr	r3, [pc, #456]	@ (8007ec8 <parse_byte+0x27c>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	4970      	ldr	r1, [pc, #448]	@ (8007ec8 <parse_byte+0x27c>)
 8007d06:	600a      	str	r2, [r1, #0]
 8007d08:	4971      	ldr	r1, [pc, #452]	@ (8007ed0 <parse_byte+0x284>)
 8007d0a:	79fa      	ldrb	r2, [r7, #7]
 8007d0c:	54ca      	strb	r2, [r1, r3]
			}
			if (body_offset == body_len) {
 8007d0e:	4b6e      	ldr	r3, [pc, #440]	@ (8007ec8 <parse_byte+0x27c>)
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	4b6e      	ldr	r3, [pc, #440]	@ (8007ecc <parse_byte+0x280>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	f040 811b 	bne.w	8007f52 <parse_byte+0x306>
				state = STATE_READ_CRC;
 8007d1c:	4b68      	ldr	r3, [pc, #416]	@ (8007ec0 <parse_byte+0x274>)
 8007d1e:	2203      	movs	r2, #3
 8007d20:	701a      	strb	r2, [r3, #0]
				recv_count = 0;
 8007d22:	4b68      	ldr	r3, [pc, #416]	@ (8007ec4 <parse_byte+0x278>)
 8007d24:	2200      	movs	r2, #0
 8007d26:	601a      	str	r2, [r3, #0]
				memset(crc_bytes, 0, 4);  // 清零 CRC 缓冲区
 8007d28:	2204      	movs	r2, #4
 8007d2a:	2100      	movs	r1, #0
 8007d2c:	4869      	ldr	r0, [pc, #420]	@ (8007ed4 <parse_byte+0x288>)
 8007d2e:	f000 fc97 	bl	8008660 <memset>
			}
            break;
 8007d32:	e10e      	b.n	8007f52 <parse_byte+0x306>

        case STATE_READ_CRC:

            crc_bytes[recv_count] = byte;
 8007d34:	4b63      	ldr	r3, [pc, #396]	@ (8007ec4 <parse_byte+0x278>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4966      	ldr	r1, [pc, #408]	@ (8007ed4 <parse_byte+0x288>)
 8007d3a:	79fa      	ldrb	r2, [r7, #7]
 8007d3c:	54ca      	strb	r2, [r1, r3]
            recv_count++;
 8007d3e:	4b61      	ldr	r3, [pc, #388]	@ (8007ec4 <parse_byte+0x278>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	3301      	adds	r3, #1
 8007d44:	4a5f      	ldr	r2, [pc, #380]	@ (8007ec4 <parse_byte+0x278>)
 8007d46:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8007d48:	4b5e      	ldr	r3, [pc, #376]	@ (8007ec4 <parse_byte+0x278>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2b04      	cmp	r3, #4
 8007d4e:	f040 8102 	bne.w	8007f56 <parse_byte+0x30a>
                // 显式小端组合
                recv_crc = (uint32_t)crc_bytes[0] |
 8007d52:	4b60      	ldr	r3, [pc, #384]	@ (8007ed4 <parse_byte+0x288>)
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	461a      	mov	r2, r3
                           ((uint32_t)crc_bytes[1] << 8) |
 8007d58:	4b5e      	ldr	r3, [pc, #376]	@ (8007ed4 <parse_byte+0x288>)
 8007d5a:	785b      	ldrb	r3, [r3, #1]
 8007d5c:	021b      	lsls	r3, r3, #8
                recv_crc = (uint32_t)crc_bytes[0] |
 8007d5e:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[2] << 16) |
 8007d60:	4b5c      	ldr	r3, [pc, #368]	@ (8007ed4 <parse_byte+0x288>)
 8007d62:	789b      	ldrb	r3, [r3, #2]
 8007d64:	041b      	lsls	r3, r3, #16
                           ((uint32_t)crc_bytes[1] << 8) |
 8007d66:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[3] << 24);
 8007d68:	4b5a      	ldr	r3, [pc, #360]	@ (8007ed4 <parse_byte+0x288>)
 8007d6a:	78db      	ldrb	r3, [r3, #3]
 8007d6c:	061b      	lsls	r3, r3, #24
                           ((uint32_t)crc_bytes[2] << 16) |
 8007d6e:	4313      	orrs	r3, r2
                recv_crc = (uint32_t)crc_bytes[0] |
 8007d70:	4a59      	ldr	r2, [pc, #356]	@ (8007ed8 <parse_byte+0x28c>)
 8007d72:	6013      	str	r3, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 8007d74:	4b52      	ldr	r3, [pc, #328]	@ (8007ec0 <parse_byte+0x274>)
 8007d76:	2204      	movs	r2, #4
 8007d78:	701a      	strb	r2, [r3, #0]
            }
            break;
 8007d7a:	e0ec      	b.n	8007f56 <parse_byte+0x30a>
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 8007d7c:	79fb      	ldrb	r3, [r7, #7]
 8007d7e:	2b7e      	cmp	r3, #126	@ 0x7e
 8007d80:	f040 80df 	bne.w	8007f42 <parse_byte+0x2f6>
				// 构造 CRC 输入：[body_length(4)] + [frame_buf(body_len)]
				crc_input[0] = (uint8_t)(body_len >> 0);
 8007d84:	4b51      	ldr	r3, [pc, #324]	@ (8007ecc <parse_byte+0x280>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	4b54      	ldr	r3, [pc, #336]	@ (8007edc <parse_byte+0x290>)
 8007d8c:	701a      	strb	r2, [r3, #0]
				crc_input[1] = (uint8_t)(body_len >> 8);
 8007d8e:	4b4f      	ldr	r3, [pc, #316]	@ (8007ecc <parse_byte+0x280>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	0a1b      	lsrs	r3, r3, #8
 8007d94:	b2da      	uxtb	r2, r3
 8007d96:	4b51      	ldr	r3, [pc, #324]	@ (8007edc <parse_byte+0x290>)
 8007d98:	705a      	strb	r2, [r3, #1]
				crc_input[2] = (uint8_t)(body_len >> 16);
 8007d9a:	4b4c      	ldr	r3, [pc, #304]	@ (8007ecc <parse_byte+0x280>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	0c1b      	lsrs	r3, r3, #16
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	4b4e      	ldr	r3, [pc, #312]	@ (8007edc <parse_byte+0x290>)
 8007da4:	709a      	strb	r2, [r3, #2]
				crc_input[3] = (uint8_t)(body_len >> 24);
 8007da6:	4b49      	ldr	r3, [pc, #292]	@ (8007ecc <parse_byte+0x280>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	0e1b      	lsrs	r3, r3, #24
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	4b4b      	ldr	r3, [pc, #300]	@ (8007edc <parse_byte+0x290>)
 8007db0:	70da      	strb	r2, [r3, #3]
				memcpy(&crc_input[4], frame_buf, body_len);
 8007db2:	4b46      	ldr	r3, [pc, #280]	@ (8007ecc <parse_byte+0x280>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	461a      	mov	r2, r3
 8007db8:	4945      	ldr	r1, [pc, #276]	@ (8007ed0 <parse_byte+0x284>)
 8007dba:	4849      	ldr	r0, [pc, #292]	@ (8007ee0 <parse_byte+0x294>)
 8007dbc:	f000 fc7c 	bl	80086b8 <memcpy>

				// CRC 校验
				uint32_t calc_crc = crc32_c(crc_input, 4 + body_len);
 8007dc0:	4b42      	ldr	r3, [pc, #264]	@ (8007ecc <parse_byte+0x280>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	4844      	ldr	r0, [pc, #272]	@ (8007edc <parse_byte+0x290>)
 8007dca:	f7ff fe0b 	bl	80079e4 <crc32_c>
 8007dce:	6178      	str	r0, [r7, #20]
				
				if (calc_crc == recv_crc) {
 8007dd0:	4b41      	ldr	r3, [pc, #260]	@ (8007ed8 <parse_byte+0x28c>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	697a      	ldr	r2, [r7, #20]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	f040 80a1 	bne.w	8007f1e <parse_byte+0x2d2>
					// CRC OK! 提取固件数据（跳过version, receiver, sender这3个字节）
//					uint8_t receive=frame_buf[1];
					uint8_t *firmware_data = &frame_buf[7];
 8007ddc:	4b41      	ldr	r3, [pc, #260]	@ (8007ee4 <parse_byte+0x298>)
 8007dde:	613b      	str	r3, [r7, #16]
					uint32_t data_len = body_len - 7;
 8007de0:	4b3a      	ldr	r3, [pc, #232]	@ (8007ecc <parse_byte+0x280>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	3b07      	subs	r3, #7
 8007de6:	60fb      	str	r3, [r7, #12]
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 8007de8:	4b39      	ldr	r3, [pc, #228]	@ (8007ed0 <parse_byte+0x284>)
 8007dea:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8007dee:	461a      	mov	r2, r3
 8007df0:	4b3d      	ldr	r3, [pc, #244]	@ (8007ee8 <parse_byte+0x29c>)
 8007df2:	601a      	str	r2, [r3, #0]
					if ( data_len > 0)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	f000 80a3 	beq.w	8007f42 <parse_byte+0x2f6>
					{
						// 将数据拷贝到缓冲区
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 8007dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8007eec <parse_byte+0x2a0>)
 8007dfe:	881b      	ldrh	r3, [r3, #0]
 8007e00:	461a      	mov	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	4413      	add	r3, r2
 8007e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e0a:	d875      	bhi.n	8007ef8 <parse_byte+0x2ac>
						{
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8007e0c:	4b37      	ldr	r3, [pc, #220]	@ (8007eec <parse_byte+0x2a0>)
 8007e0e:	881b      	ldrh	r3, [r3, #0]
 8007e10:	461a      	mov	r2, r3
 8007e12:	4b2f      	ldr	r3, [pc, #188]	@ (8007ed0 <parse_byte+0x284>)
 8007e14:	4413      	add	r3, r2
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	6939      	ldr	r1, [r7, #16]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 fc4c 	bl	80086b8 <memcpy>
							iap_buf_idx += data_len;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	4b31      	ldr	r3, [pc, #196]	@ (8007eec <parse_byte+0x2a0>)
 8007e26:	881b      	ldrh	r3, [r3, #0]
 8007e28:	4413      	add	r3, r2
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8007eec <parse_byte+0x2a0>)
 8007e2e:	801a      	strh	r2, [r3, #0]
							
							// 当缓冲区有足够数据时写入Flash（必须半字对齐）
							if (iap_buf_idx >= 2)
 8007e30:	4b2e      	ldr	r3, [pc, #184]	@ (8007eec <parse_byte+0x2a0>)
 8007e32:	881b      	ldrh	r3, [r3, #0]
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d92f      	bls.n	8007e98 <parse_byte+0x24c>
							{
								uint16_t write_count = iap_buf_idx / 2;
 8007e38:	4b2c      	ldr	r3, [pc, #176]	@ (8007eec <parse_byte+0x2a0>)
 8007e3a:	881b      	ldrh	r3, [r3, #0]
 8007e3c:	085b      	lsrs	r3, r3, #1
 8007e3e:	817b      	strh	r3, [r7, #10]
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 8007e40:	4b2b      	ldr	r3, [pc, #172]	@ (8007ef0 <parse_byte+0x2a4>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	897a      	ldrh	r2, [r7, #10]
 8007e46:	4922      	ldr	r1, [pc, #136]	@ (8007ed0 <parse_byte+0x284>)
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f000 fae3 	bl	8008414 <STMFLASH_Write>
								
								iap_write_addr += write_count * 2;
 8007e4e:	897b      	ldrh	r3, [r7, #10]
 8007e50:	005b      	lsls	r3, r3, #1
 8007e52:	461a      	mov	r2, r3
 8007e54:	4b26      	ldr	r3, [pc, #152]	@ (8007ef0 <parse_byte+0x2a4>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4413      	add	r3, r2
 8007e5a:	4a25      	ldr	r2, [pc, #148]	@ (8007ef0 <parse_byte+0x2a4>)
 8007e5c:	6013      	str	r3, [r2, #0]
								iap_total_received += write_count * 2;
 8007e5e:	897b      	ldrh	r3, [r7, #10]
 8007e60:	005b      	lsls	r3, r3, #1
 8007e62:	461a      	mov	r2, r3
 8007e64:	4b23      	ldr	r3, [pc, #140]	@ (8007ef4 <parse_byte+0x2a8>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4413      	add	r3, r2
 8007e6a:	4a22      	ldr	r2, [pc, #136]	@ (8007ef4 <parse_byte+0x2a8>)
 8007e6c:	6013      	str	r3, [r2, #0]
								
								// 保留未对齐的字节
								if (iap_buf_idx % 2)
 8007e6e:	4b1f      	ldr	r3, [pc, #124]	@ (8007eec <parse_byte+0x2a0>)
 8007e70:	881b      	ldrh	r3, [r3, #0]
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d00a      	beq.n	8007e92 <parse_byte+0x246>
								{
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 8007e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8007eec <parse_byte+0x2a0>)
 8007e7e:	881b      	ldrh	r3, [r3, #0]
 8007e80:	3b01      	subs	r3, #1
 8007e82:	4a13      	ldr	r2, [pc, #76]	@ (8007ed0 <parse_byte+0x284>)
 8007e84:	5cd2      	ldrb	r2, [r2, r3]
 8007e86:	4b12      	ldr	r3, [pc, #72]	@ (8007ed0 <parse_byte+0x284>)
 8007e88:	701a      	strb	r2, [r3, #0]
									iap_buf_idx = 1;
 8007e8a:	4b18      	ldr	r3, [pc, #96]	@ (8007eec <parse_byte+0x2a0>)
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	801a      	strh	r2, [r3, #0]
 8007e90:	e002      	b.n	8007e98 <parse_byte+0x24c>
								}
								else
								{
									iap_buf_idx = 0;
 8007e92:	4b16      	ldr	r3, [pc, #88]	@ (8007eec <parse_byte+0x2a0>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	801a      	strh	r2, [r3, #0]
//								{
//									SerialPutString((const uint8_t*)".");
//								}
							}
							//OK
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 8007e98:	4b13      	ldr	r3, [pc, #76]	@ (8007ee8 <parse_byte+0x29c>)
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x00 >> 8);
 8007e9e:	4b12      	ldr	r3, [pc, #72]	@ (8007ee8 <parse_byte+0x29c>)
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x00 >> 16);
 8007ea4:	4b10      	ldr	r3, [pc, #64]	@ (8007ee8 <parse_byte+0x29c>)
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x00 >> 24);
 8007eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee8 <parse_byte+0x29c>)
 8007eac:	2200      	movs	r2, #0
 8007eae:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8007eb0:	2308      	movs	r3, #8
 8007eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8007ee8 <parse_byte+0x29c>)
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	2001      	movs	r0, #1
 8007eb8:	f000 f8d0 	bl	800805c <send_protocol_frame>
 8007ebc:	e041      	b.n	8007f42 <parse_byte+0x2f6>
 8007ebe:	bf00      	nop
 8007ec0:	2000117c 	.word	0x2000117c
 8007ec4:	20001188 	.word	0x20001188
 8007ec8:	20001184 	.word	0x20001184
 8007ecc:	20001180 	.word	0x20001180
 8007ed0:	20001190 	.word	0x20001190
 8007ed4:	200031a0 	.word	0x200031a0
 8007ed8:	2000118c 	.word	0x2000118c
 8007edc:	20002190 	.word	0x20002190
 8007ee0:	20002194 	.word	0x20002194
 8007ee4:	20001197 	.word	0x20001197
 8007ee8:	200031a4 	.word	0x200031a4
 8007eec:	2000319a 	.word	0x2000319a
 8007ef0:	20000028 	.word	0x20000028
 8007ef4:	2000319c 	.word	0x2000319c
						}
						else//length error
						{
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8007ef8:	4b19      	ldr	r3, [pc, #100]	@ (8007f60 <parse_byte+0x314>)
 8007efa:	2201      	movs	r2, #1
 8007efc:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8007efe:	4b18      	ldr	r3, [pc, #96]	@ (8007f60 <parse_byte+0x314>)
 8007f00:	2200      	movs	r2, #0
 8007f02:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8007f04:	4b16      	ldr	r3, [pc, #88]	@ (8007f60 <parse_byte+0x314>)
 8007f06:	2200      	movs	r2, #0
 8007f08:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 8007f0a:	4b15      	ldr	r3, [pc, #84]	@ (8007f60 <parse_byte+0x314>)
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8007f10:	2308      	movs	r3, #8
 8007f12:	4a13      	ldr	r2, [pc, #76]	@ (8007f60 <parse_byte+0x314>)
 8007f14:	2100      	movs	r1, #0
 8007f16:	2001      	movs	r0, #1
 8007f18:	f000 f8a0 	bl	800805c <send_protocol_frame>
 8007f1c:	e011      	b.n	8007f42 <parse_byte+0x2f6>
						}
					}
				} else {//CRC error
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8007f1e:	4b10      	ldr	r3, [pc, #64]	@ (8007f60 <parse_byte+0x314>)
 8007f20:	2201      	movs	r2, #1
 8007f22:	711a      	strb	r2, [r3, #4]
					boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8007f24:	4b0e      	ldr	r3, [pc, #56]	@ (8007f60 <parse_byte+0x314>)
 8007f26:	2200      	movs	r2, #0
 8007f28:	715a      	strb	r2, [r3, #5]
					boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8007f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f60 <parse_byte+0x314>)
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	719a      	strb	r2, [r3, #6]
					boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 8007f30:	4b0b      	ldr	r3, [pc, #44]	@ (8007f60 <parse_byte+0x314>)
 8007f32:	2200      	movs	r2, #0
 8007f34:	71da      	strb	r2, [r3, #7]
					send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8007f36:	2308      	movs	r3, #8
 8007f38:	4a09      	ldr	r2, [pc, #36]	@ (8007f60 <parse_byte+0x314>)
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	f000 f88d 	bl	800805c <send_protocol_frame>
				}
            }
            state = STATE_WAIT_START;
 8007f42:	4b08      	ldr	r3, [pc, #32]	@ (8007f64 <parse_byte+0x318>)
 8007f44:	2200      	movs	r2, #0
 8007f46:	701a      	strb	r2, [r3, #0]
            break;
 8007f48:	e006      	b.n	8007f58 <parse_byte+0x30c>
            break;
 8007f4a:	bf00      	nop
 8007f4c:	e004      	b.n	8007f58 <parse_byte+0x30c>
            break;
 8007f4e:	bf00      	nop
 8007f50:	e002      	b.n	8007f58 <parse_byte+0x30c>
            break;
 8007f52:	bf00      	nop
 8007f54:	e000      	b.n	8007f58 <parse_byte+0x30c>
            break;
 8007f56:	bf00      	nop
    }
}
 8007f58:	bf00      	nop
 8007f5a:	3718      	adds	r7, #24
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	200031a4 	.word	0x200031a4
 8007f64:	2000117c 	.word	0x2000117c

08007f68 <Protocol_Receive>:
// 协议接收函数
// 参数：buf - 接收缓冲区，len - 接收数据长度
// 返回：0 成功，-1 失败
int32_t Protocol_Receive(uint8_t *buf, uint32_t len)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 8007f72:	2300      	movs	r3, #0
 8007f74:	617b      	str	r3, [r7, #20]
 8007f76:	e05d      	b.n	8008034 <Protocol_Receive+0xcc>
	{
		uint8_t byte = buf[i];
 8007f78:	687a      	ldr	r2, [r7, #4]
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	73fb      	strb	r3, [r7, #15]
		
		if (!in_frame)
 8007f82:	4b31      	ldr	r3, [pc, #196]	@ (8008048 <Protocol_Receive+0xe0>)
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d111      	bne.n	8007fae <Protocol_Receive+0x46>
		{
			// 寻找帧头 0x7E
			if (byte == 0x7E)
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
 8007f8c:	2b7e      	cmp	r3, #126	@ 0x7e
 8007f8e:	d14e      	bne.n	800802e <Protocol_Receive+0xc6>
			{
				in_frame = 1;
 8007f90:	4b2d      	ldr	r3, [pc, #180]	@ (8008048 <Protocol_Receive+0xe0>)
 8007f92:	2201      	movs	r2, #1
 8007f94:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8007f96:	4b2d      	ldr	r3, [pc, #180]	@ (800804c <Protocol_Receive+0xe4>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	601a      	str	r2, [r3, #0]
				frame_buffer[frame_pos++] = byte;
 8007f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800804c <Protocol_Receive+0xe4>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	492a      	ldr	r1, [pc, #168]	@ (800804c <Protocol_Receive+0xe4>)
 8007fa4:	600a      	str	r2, [r1, #0]
 8007fa6:	492a      	ldr	r1, [pc, #168]	@ (8008050 <Protocol_Receive+0xe8>)
 8007fa8:	7bfa      	ldrb	r2, [r7, #15]
 8007faa:	54ca      	strb	r2, [r1, r3]
 8007fac:	e03f      	b.n	800802e <Protocol_Receive+0xc6>
			}
		}
		else
		{
			// 已进入帧，继续收集
			if (frame_pos < MAX_FRAME_SIZE)
 8007fae:	4b27      	ldr	r3, [pc, #156]	@ (800804c <Protocol_Receive+0xe4>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fb6:	d22e      	bcs.n	8008016 <Protocol_Receive+0xae>
			{
				frame_buffer[frame_pos++] = byte;
 8007fb8:	4b24      	ldr	r3, [pc, #144]	@ (800804c <Protocol_Receive+0xe4>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	1c5a      	adds	r2, r3, #1
 8007fbe:	4923      	ldr	r1, [pc, #140]	@ (800804c <Protocol_Receive+0xe4>)
 8007fc0:	600a      	str	r2, [r1, #0]
 8007fc2:	4923      	ldr	r1, [pc, #140]	@ (8008050 <Protocol_Receive+0xe8>)
 8007fc4:	7bfa      	ldrb	r2, [r7, #15]
 8007fc6:	54ca      	strb	r2, [r1, r3]
				// 检查是否到达帧尾
				if (byte == 0x7E && frame_pos >= 13)
 8007fc8:	7bfb      	ldrb	r3, [r7, #15]
 8007fca:	2b7e      	cmp	r3, #126	@ 0x7e
 8007fcc:	d12f      	bne.n	800802e <Protocol_Receive+0xc6>
 8007fce:	4b1f      	ldr	r3, [pc, #124]	@ (800804c <Protocol_Receive+0xe4>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2b0c      	cmp	r3, #12
 8007fd4:	d92b      	bls.n	800802e <Protocol_Receive+0xc6>
				{
					// 收到完整帧！进行转义解码
					uint32_t decoded_len = decode_escape(decode_data, frame_buffer, frame_pos);
 8007fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800804c <Protocol_Receive+0xe4>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	461a      	mov	r2, r3
 8007fdc:	491c      	ldr	r1, [pc, #112]	@ (8008050 <Protocol_Receive+0xe8>)
 8007fde:	481d      	ldr	r0, [pc, #116]	@ (8008054 <Protocol_Receive+0xec>)
 8007fe0:	f7ff fd11 	bl	8007a06 <decode_escape>
 8007fe4:	60b8      	str	r0, [r7, #8]
					
					// 逐字节解析协议
					for (uint32_t j = 0; j < decoded_len; j++)
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	613b      	str	r3, [r7, #16]
 8007fea:	e009      	b.n	8008000 <Protocol_Receive+0x98>
					{
						parse_byte(decode_data[j]);
 8007fec:	4a19      	ldr	r2, [pc, #100]	@ (8008054 <Protocol_Receive+0xec>)
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7ff fe29 	bl	8007c4c <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	613b      	str	r3, [r7, #16]
 8008000:	693a      	ldr	r2, [r7, #16]
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	429a      	cmp	r2, r3
 8008006:	d3f1      	bcc.n	8007fec <Protocol_Receive+0x84>
					}
					
					// 重置帧状态，准备接收下一帧
					in_frame = 0;
 8008008:	4b0f      	ldr	r3, [pc, #60]	@ (8008048 <Protocol_Receive+0xe0>)
 800800a:	2200      	movs	r2, #0
 800800c:	701a      	strb	r2, [r3, #0]
					frame_pos = 0;
 800800e:	4b0f      	ldr	r3, [pc, #60]	@ (800804c <Protocol_Receive+0xe4>)
 8008010:	2200      	movs	r2, #0
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	e00b      	b.n	800802e <Protocol_Receive+0xc6>
				}
			}
			else
			{
				// 缓冲区溢出，重置状态
				SerialPutString((const uint8_t*)"Frame buffer overflow!\r\n");
 8008016:	4810      	ldr	r0, [pc, #64]	@ (8008058 <Protocol_Receive+0xf0>)
 8008018:	f7ff f966 	bl	80072e8 <Serial_PutString>
				in_frame = 0;
 800801c:	4b0a      	ldr	r3, [pc, #40]	@ (8008048 <Protocol_Receive+0xe0>)
 800801e:	2200      	movs	r2, #0
 8008020:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8008022:	4b0a      	ldr	r3, [pc, #40]	@ (800804c <Protocol_Receive+0xe4>)
 8008024:	2200      	movs	r2, #0
 8008026:	601a      	str	r2, [r3, #0]
				return -1;
 8008028:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800802c:	e007      	b.n	800803e <Protocol_Receive+0xd6>
	for (uint32_t i = 0; i < len; i++)
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	3301      	adds	r3, #1
 8008032:	617b      	str	r3, [r7, #20]
 8008034:	697a      	ldr	r2, [r7, #20]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	429a      	cmp	r2, r3
 800803a:	d39d      	bcc.n	8007f78 <Protocol_Receive+0x10>
			}
		}
	}
	return 0;
 800803c:	2300      	movs	r3, #0
}
 800803e:	4618      	mov	r0, r3
 8008040:	3718      	adds	r7, #24
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
 8008046:	bf00      	nop
 8008048:	20003198 	.word	0x20003198
 800804c:	20003194 	.word	0x20003194
 8008050:	20002190 	.word	0x20002190
 8008054:	20001190 	.word	0x20001190
 8008058:	08008a18 	.word	0x08008a18

0800805c <send_protocol_frame>:
uint8_t raw_frame[21]; // 转义前的数据
uint8_t escaped_buf[40];// 预留足够空间用于转义后膨胀
//[0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
//[cmd (2,LSB)] [page_index (2,LSB)] [status (4,LSB)]
void send_protocol_frame(uint8_t receiver, uint8_t sender, const uint8_t *data, uint32_t data_len)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b088      	sub	sp, #32
 8008060:	af00      	add	r7, sp, #0
 8008062:	60ba      	str	r2, [r7, #8]
 8008064:	607b      	str	r3, [r7, #4]
 8008066:	4603      	mov	r3, r0
 8008068:	73fb      	strb	r3, [r7, #15]
 800806a:	460b      	mov	r3, r1
 800806c:	73bb      	strb	r3, [r7, #14]
    // 帧体 = version(1) + receiver(1) + sender(1) + data(data_len)
    uint32_t body_len = 3 + data_len;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	3303      	adds	r3, #3
 8008072:	61fb      	str	r3, [r7, #28]

    body[0] = 0x01;           // version
 8008074:	4b4b      	ldr	r3, [pc, #300]	@ (80081a4 <send_protocol_frame+0x148>)
 8008076:	2201      	movs	r2, #1
 8008078:	701a      	strb	r2, [r3, #0]
    body[1] = receiver;
 800807a:	4a4a      	ldr	r2, [pc, #296]	@ (80081a4 <send_protocol_frame+0x148>)
 800807c:	7bfb      	ldrb	r3, [r7, #15]
 800807e:	7053      	strb	r3, [r2, #1]
    body[2] = sender;
 8008080:	4a48      	ldr	r2, [pc, #288]	@ (80081a4 <send_protocol_frame+0x148>)
 8008082:	7bbb      	ldrb	r3, [r7, #14]
 8008084:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	68b9      	ldr	r1, [r7, #8]
 800808a:	4847      	ldr	r0, [pc, #284]	@ (80081a8 <send_protocol_frame+0x14c>)
 800808c:	f000 fb14 	bl	80086b8 <memcpy>

    // 计算 CRC 输入: [body_len(小端4字节)] + body
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	b2da      	uxtb	r2, r3
 8008094:	4b45      	ldr	r3, [pc, #276]	@ (80081ac <send_protocol_frame+0x150>)
 8008096:	701a      	strb	r2, [r3, #0]
    crc_input_send[1] = (uint8_t)(body_len >> 8);
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	0a1b      	lsrs	r3, r3, #8
 800809c:	b2da      	uxtb	r2, r3
 800809e:	4b43      	ldr	r3, [pc, #268]	@ (80081ac <send_protocol_frame+0x150>)
 80080a0:	705a      	strb	r2, [r3, #1]
    crc_input_send[2] = (uint8_t)(body_len >> 16);
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	0c1b      	lsrs	r3, r3, #16
 80080a6:	b2da      	uxtb	r2, r3
 80080a8:	4b40      	ldr	r3, [pc, #256]	@ (80081ac <send_protocol_frame+0x150>)
 80080aa:	709a      	strb	r2, [r3, #2]
    crc_input_send[3] = (uint8_t)(body_len >> 24);
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	0e1b      	lsrs	r3, r3, #24
 80080b0:	b2da      	uxtb	r2, r3
 80080b2:	4b3e      	ldr	r3, [pc, #248]	@ (80081ac <send_protocol_frame+0x150>)
 80080b4:	70da      	strb	r2, [r3, #3]
    memcpy(&crc_input_send[4], body, body_len);
 80080b6:	69fa      	ldr	r2, [r7, #28]
 80080b8:	493a      	ldr	r1, [pc, #232]	@ (80081a4 <send_protocol_frame+0x148>)
 80080ba:	483d      	ldr	r0, [pc, #244]	@ (80081b0 <send_protocol_frame+0x154>)
 80080bc:	f000 fafc 	bl	80086b8 <memcpy>

    uint32_t calc_crc = crc32_c(crc_input_send, 4 + body_len);
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	3304      	adds	r3, #4
 80080c4:	4619      	mov	r1, r3
 80080c6:	4839      	ldr	r0, [pc, #228]	@ (80081ac <send_protocol_frame+0x150>)
 80080c8:	f7ff fc8c 	bl	80079e4 <crc32_c>
 80080cc:	61b8      	str	r0, [r7, #24]

    // 构造未转义的原始帧
    int pos = 0;
 80080ce:	2300      	movs	r3, #0
 80080d0:	617b      	str	r3, [r7, #20]

    raw_frame[pos++] = 0x7E;  // start flag
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	1c5a      	adds	r2, r3, #1
 80080d6:	617a      	str	r2, [r7, #20]
 80080d8:	4a36      	ldr	r2, [pc, #216]	@ (80081b4 <send_protocol_frame+0x158>)
 80080da:	217e      	movs	r1, #126	@ 0x7e
 80080dc:	54d1      	strb	r1, [r2, r3]

    // 写入 length (小端)
    raw_frame[pos++] = (uint8_t)(body_len >> 0);
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	1c5a      	adds	r2, r3, #1
 80080e2:	617a      	str	r2, [r7, #20]
 80080e4:	69fa      	ldr	r2, [r7, #28]
 80080e6:	b2d1      	uxtb	r1, r2
 80080e8:	4a32      	ldr	r2, [pc, #200]	@ (80081b4 <send_protocol_frame+0x158>)
 80080ea:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 8);
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	0a19      	lsrs	r1, r3, #8
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	1c5a      	adds	r2, r3, #1
 80080f4:	617a      	str	r2, [r7, #20]
 80080f6:	b2c9      	uxtb	r1, r1
 80080f8:	4a2e      	ldr	r2, [pc, #184]	@ (80081b4 <send_protocol_frame+0x158>)
 80080fa:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 16);
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	0c19      	lsrs	r1, r3, #16
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	1c5a      	adds	r2, r3, #1
 8008104:	617a      	str	r2, [r7, #20]
 8008106:	b2c9      	uxtb	r1, r1
 8008108:	4a2a      	ldr	r2, [pc, #168]	@ (80081b4 <send_protocol_frame+0x158>)
 800810a:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	0e19      	lsrs	r1, r3, #24
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	617a      	str	r2, [r7, #20]
 8008116:	b2c9      	uxtb	r1, r1
 8008118:	4a26      	ldr	r2, [pc, #152]	@ (80081b4 <send_protocol_frame+0x158>)
 800811a:	54d1      	strb	r1, [r2, r3]

    // 写入 body
    memcpy(&raw_frame[pos], body, body_len);
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	4a25      	ldr	r2, [pc, #148]	@ (80081b4 <send_protocol_frame+0x158>)
 8008120:	4413      	add	r3, r2
 8008122:	69fa      	ldr	r2, [r7, #28]
 8008124:	491f      	ldr	r1, [pc, #124]	@ (80081a4 <send_protocol_frame+0x148>)
 8008126:	4618      	mov	r0, r3
 8008128:	f000 fac6 	bl	80086b8 <memcpy>
    pos += body_len;
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	4413      	add	r3, r2
 8008132:	617b      	str	r3, [r7, #20]

    // 写入 CRC (小端)
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	1c5a      	adds	r2, r3, #1
 8008138:	617a      	str	r2, [r7, #20]
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	b2d1      	uxtb	r1, r2
 800813e:	4a1d      	ldr	r2, [pc, #116]	@ (80081b4 <send_protocol_frame+0x158>)
 8008140:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 8);
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	0a19      	lsrs	r1, r3, #8
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	1c5a      	adds	r2, r3, #1
 800814a:	617a      	str	r2, [r7, #20]
 800814c:	b2c9      	uxtb	r1, r1
 800814e:	4a19      	ldr	r2, [pc, #100]	@ (80081b4 <send_protocol_frame+0x158>)
 8008150:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 16);
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	0c19      	lsrs	r1, r3, #16
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	1c5a      	adds	r2, r3, #1
 800815a:	617a      	str	r2, [r7, #20]
 800815c:	b2c9      	uxtb	r1, r1
 800815e:	4a15      	ldr	r2, [pc, #84]	@ (80081b4 <send_protocol_frame+0x158>)
 8008160:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 24);
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	0e19      	lsrs	r1, r3, #24
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	617a      	str	r2, [r7, #20]
 800816c:	b2c9      	uxtb	r1, r1
 800816e:	4a11      	ldr	r2, [pc, #68]	@ (80081b4 <send_protocol_frame+0x158>)
 8008170:	54d1      	strb	r1, [r2, r3]

    raw_frame[pos++] = 0x7E;  // end flag
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	1c5a      	adds	r2, r3, #1
 8008176:	617a      	str	r2, [r7, #20]
 8008178:	4a0e      	ldr	r2, [pc, #56]	@ (80081b4 <send_protocol_frame+0x158>)
 800817a:	217e      	movs	r1, #126	@ 0x7e
 800817c:	54d1      	strb	r1, [r2, r3]

    // 转义编码
    uint32_t escaped_len = encode_escape(escaped_buf, raw_frame, pos);
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	461a      	mov	r2, r3
 8008182:	490c      	ldr	r1, [pc, #48]	@ (80081b4 <send_protocol_frame+0x158>)
 8008184:	480c      	ldr	r0, [pc, #48]	@ (80081b8 <send_protocol_frame+0x15c>)
 8008186:	f7ff fca0 	bl	8007aca <encode_escape>
 800818a:	6138      	str	r0, [r7, #16]
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len, 1000);
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	b29a      	uxth	r2, r3
 8008190:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008194:	4908      	ldr	r1, [pc, #32]	@ (80081b8 <send_protocol_frame+0x15c>)
 8008196:	4809      	ldr	r0, [pc, #36]	@ (80081bc <send_protocol_frame+0x160>)
 8008198:	f7fc fe1e 	bl	8004dd8 <HAL_UART_Transmit>
}
 800819c:	bf00      	nop
 800819e:	3720      	adds	r7, #32
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	200031ac 	.word	0x200031ac
 80081a8:	200031af 	.word	0x200031af
 80081ac:	200031bc 	.word	0x200031bc
 80081b0:	200031c0 	.word	0x200031c0
 80081b4:	200031c8 	.word	0x200031c8
 80081b8:	200031e0 	.word	0x200031e0
 80081bc:	2000004c 	.word	0x2000004c

080081c0 <STMFLASH_ReadHalfWord>:
  * @note   This function can be used for STM32H5 devices.
  * @param  faddr: The address to be read (the multiple of the address, which is 2)
  * @retval Value of specified address
  */
uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
	return *(uint16_t*)faddr;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	881b      	ldrh	r3, [r3, #0]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <STMFLASH_Write_NoCheck>:
// 使用 static 确保在 BSS 段分配，且对齐
__attribute__((aligned(16))) static uint64_t qw_data_static[2];
static uint16_t temp_static[8];  // 临时缓冲区也使用静态存储

static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{ 			  
 80081d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081dc:	b0a0      	sub	sp, #128	@ 0x80
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6778      	str	r0, [r7, #116]	@ 0x74
 80081e2:	6739      	str	r1, [r7, #112]	@ 0x70
 80081e4:	4613      	mov	r3, r2
 80081e6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	// ⚠️ 安全检查：防止 NULL 指针访问和越界
	if (pBuffer == NULL || NumToWrite == 0) {
 80081ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f000 80ff 	beq.w	80083f0 <STMFLASH_Write_NoCheck+0x218>
 80081f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f000 80fa 	beq.w	80083f0 <STMFLASH_Write_NoCheck+0x218>
		return;
	}
	
	// ⚠️ 防止地址溢出（Flash 范围检查）
	if (WriteAddr < STM32_FLASH_BASE || 
 80081fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80081fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008202:	f0c0 80f7 	bcc.w	80083f4 <STMFLASH_Write_NoCheck+0x21c>
 8008206:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008208:	4b7e      	ldr	r3, [pc, #504]	@ (8008404 <STMFLASH_Write_NoCheck+0x22c>)
 800820a:	429a      	cmp	r2, r3
 800820c:	f200 80f2 	bhi.w	80083f4 <STMFLASH_Write_NoCheck+0x21c>
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
	    WriteAddr + (NumToWrite * 2) > (STM32_FLASH_BASE + 0x20000)) {
 8008210:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008214:	005b      	lsls	r3, r3, #1
 8008216:	461a      	mov	r2, r3
 8008218:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800821a:	441a      	add	r2, r3
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 800821c:	4b7a      	ldr	r3, [pc, #488]	@ (8008408 <STMFLASH_Write_NoCheck+0x230>)
 800821e:	429a      	cmp	r2, r3
 8008220:	f200 80e8 	bhi.w	80083f4 <STMFLASH_Write_NoCheck+0x21c>
	// ⚠️ 关键修复：使用静态全局 qw_data_static 避免栈溢出
	// 不在栈上分配，防止访问 0x20008000 导致总线错误
	
	// STM32H5 requires 128-bit (quadword) programming, 16-byte aligned
	// Process 8 halfwords (16 bytes) at a time
	for(i=0; i<NumToWrite; i+=8)
 8008224:	2300      	movs	r3, #0
 8008226:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 800822a:	e0d9      	b.n	80083e0 <STMFLASH_Write_NoCheck+0x208>
	{
		// ⚠️ 使用静态 temp_static，避免在栈上重复分配
		// 初始化为 0xFFFF padding
		for(uint16_t k=0; k<8; k++) {
 800822c:	2300      	movs	r3, #0
 800822e:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8008232:	e00b      	b.n	800824c <STMFLASH_Write_NoCheck+0x74>
			temp_static[k] = 0xFFFF;
 8008234:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8008238:	4a74      	ldr	r2, [pc, #464]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 800823a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800823e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t k=0; k<8; k++) {
 8008242:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8008246:	3301      	adds	r3, #1
 8008248:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 800824c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8008250:	2b07      	cmp	r3, #7
 8008252:	d9ef      	bls.n	8008234 <STMFLASH_Write_NoCheck+0x5c>
		}
		
		// Copy available halfwords
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8008254:	2300      	movs	r3, #0
 8008256:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 800825a:	e012      	b.n	8008282 <STMFLASH_Write_NoCheck+0xaa>
			temp_static[j] = pBuffer[i+j];
 800825c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8008260:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008264:	4413      	add	r3, r2
 8008266:	005a      	lsls	r2, r3, #1
 8008268:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800826a:	4413      	add	r3, r2
 800826c:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8008270:	881b      	ldrh	r3, [r3, #0]
 8008272:	4a66      	ldr	r2, [pc, #408]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 8008274:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8008278:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800827c:	3301      	adds	r3, #1
 800827e:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8008282:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008286:	2b07      	cmp	r3, #7
 8008288:	d808      	bhi.n	800829c <STMFLASH_Write_NoCheck+0xc4>
 800828a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 800828e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008292:	441a      	add	r2, r3
 8008294:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008298:	429a      	cmp	r2, r3
 800829a:	dbdf      	blt.n	800825c <STMFLASH_Write_NoCheck+0x84>
		}
		
		// Pack 8 halfwords into two 64-bit words (128-bit total)
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 800829c:	4b5b      	ldr	r3, [pc, #364]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 800829e:	881b      	ldrh	r3, [r3, #0]
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	2200      	movs	r2, #0
 80082a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80082a6:	667a      	str	r2, [r7, #100]	@ 0x64
		                    ((uint64_t)temp_static[1] << 16) |
 80082a8:	4b58      	ldr	r3, [pc, #352]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 80082aa:	885b      	ldrh	r3, [r3, #2]
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2200      	movs	r2, #0
 80082b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082b2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80082b4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80082b8:	460b      	mov	r3, r1
 80082ba:	0c1b      	lsrs	r3, r3, #16
 80082bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80082be:	460b      	mov	r3, r1
 80082c0:	041b      	lsls	r3, r3, #16
 80082c2:	643b      	str	r3, [r7, #64]	@ 0x40
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 80082c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082c6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80082ca:	4602      	mov	r2, r0
 80082cc:	4313      	orrs	r3, r2
 80082ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082d2:	460a      	mov	r2, r1
 80082d4:	4313      	orrs	r3, r2
 80082d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
		                    ((uint64_t)temp_static[2] << 32) |
 80082d8:	4b4c      	ldr	r3, [pc, #304]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 80082da:	889b      	ldrh	r3, [r3, #4]
 80082dc:	b29b      	uxth	r3, r3
 80082de:	2200      	movs	r2, #0
 80082e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80082e4:	f04f 0200 	mov.w	r2, #0
 80082e8:	f04f 0300 	mov.w	r3, #0
 80082ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80082ee:	000b      	movs	r3, r1
 80082f0:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[1] << 16) |
 80082f2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80082f4:	4311      	orrs	r1, r2
 80082f6:	6539      	str	r1, [r7, #80]	@ 0x50
 80082f8:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80082fa:	430b      	orrs	r3, r1
 80082fc:	657b      	str	r3, [r7, #84]	@ 0x54
		                    ((uint64_t)temp_static[3] << 48);
 80082fe:	4b43      	ldr	r3, [pc, #268]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 8008300:	88db      	ldrh	r3, [r3, #6]
 8008302:	b29b      	uxth	r3, r3
 8008304:	2200      	movs	r2, #0
 8008306:	633b      	str	r3, [r7, #48]	@ 0x30
 8008308:	637a      	str	r2, [r7, #52]	@ 0x34
 800830a:	f04f 0200 	mov.w	r2, #0
 800830e:	f04f 0300 	mov.w	r3, #0
 8008312:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008314:	040b      	lsls	r3, r1, #16
 8008316:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[2] << 32) |
 8008318:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800831a:	4311      	orrs	r1, r2
 800831c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800831e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008320:	430b      	orrs	r3, r1
 8008322:	62fb      	str	r3, [r7, #44]	@ 0x2c
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 8008324:	4b3a      	ldr	r3, [pc, #232]	@ (8008410 <STMFLASH_Write_NoCheck+0x238>)
 8008326:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800832a:	e9c3 1200 	strd	r1, r2, [r3]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 800832e:	4b37      	ldr	r3, [pc, #220]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 8008330:	891b      	ldrh	r3, [r3, #8]
 8008332:	b29b      	uxth	r3, r3
 8008334:	2200      	movs	r2, #0
 8008336:	623b      	str	r3, [r7, #32]
 8008338:	627a      	str	r2, [r7, #36]	@ 0x24
		                    ((uint64_t)temp_static[5] << 16) |
 800833a:	4b34      	ldr	r3, [pc, #208]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 800833c:	895b      	ldrh	r3, [r3, #10]
 800833e:	b29b      	uxth	r3, r3
 8008340:	2200      	movs	r2, #0
 8008342:	61bb      	str	r3, [r7, #24]
 8008344:	61fa      	str	r2, [r7, #28]
 8008346:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800834a:	460b      	mov	r3, r1
 800834c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008350:	460b      	mov	r3, r1
 8008352:	ea4f 4a03 	mov.w	sl, r3, lsl #16
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8008356:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800835a:	460b      	mov	r3, r1
 800835c:	ea43 080a 	orr.w	r8, r3, sl
 8008360:	4613      	mov	r3, r2
 8008362:	ea43 090b 	orr.w	r9, r3, fp
		                    ((uint64_t)temp_static[6] << 32) |
 8008366:	4b29      	ldr	r3, [pc, #164]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 8008368:	899b      	ldrh	r3, [r3, #12]
 800836a:	b29b      	uxth	r3, r3
 800836c:	2200      	movs	r2, #0
 800836e:	613b      	str	r3, [r7, #16]
 8008370:	617a      	str	r2, [r7, #20]
 8008372:	f04f 0200 	mov.w	r2, #0
 8008376:	f04f 0300 	mov.w	r3, #0
 800837a:	6939      	ldr	r1, [r7, #16]
 800837c:	000b      	movs	r3, r1
 800837e:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[5] << 16) |
 8008380:	ea48 0402 	orr.w	r4, r8, r2
 8008384:	ea49 0503 	orr.w	r5, r9, r3
		                    ((uint64_t)temp_static[7] << 48);
 8008388:	4b20      	ldr	r3, [pc, #128]	@ (800840c <STMFLASH_Write_NoCheck+0x234>)
 800838a:	89db      	ldrh	r3, [r3, #14]
 800838c:	b29b      	uxth	r3, r3
 800838e:	2200      	movs	r2, #0
 8008390:	60bb      	str	r3, [r7, #8]
 8008392:	60fa      	str	r2, [r7, #12]
 8008394:	f04f 0200 	mov.w	r2, #0
 8008398:	f04f 0300 	mov.w	r3, #0
 800839c:	68b9      	ldr	r1, [r7, #8]
 800839e:	040b      	lsls	r3, r1, #16
 80083a0:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[6] << 32) |
 80083a2:	ea44 0102 	orr.w	r1, r4, r2
 80083a6:	6039      	str	r1, [r7, #0]
 80083a8:	432b      	orrs	r3, r5
 80083aa:	607b      	str	r3, [r7, #4]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 80083ac:	4b18      	ldr	r3, [pc, #96]	@ (8008410 <STMFLASH_Write_NoCheck+0x238>)
 80083ae:	e9d7 1200 	ldrd	r1, r2, [r7]
 80083b2:	e9c3 1202 	strd	r1, r2, [r3, #8]

		// ⚠️ 关键修复：使用静态变量地址，避免栈溢出导致的非法地址访问
		// 之前栈上的 qw_data 地址可能是 0x20008000（超出 RAM 范围）
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80083b6:	4b16      	ldr	r3, [pc, #88]	@ (8008410 <STMFLASH_Write_NoCheck+0x238>)
 80083b8:	461a      	mov	r2, r3
 80083ba:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80083bc:	2002      	movs	r0, #2
 80083be:	f7f9 f851 	bl	8001464 <HAL_FLASH_Program>
 80083c2:	4603      	mov	r3, r0
 80083c4:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
		                                              WriteAddr, 
		                                              (uint32_t)(&qw_data_static[0]));

		        if (status != HAL_OK) {
 80083c8:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d113      	bne.n	80083f8 <STMFLASH_Write_NoCheck+0x220>
		            return;
		        }
		WriteAddr += 16; // Advance by 16 bytes
 80083d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083d2:	3310      	adds	r3, #16
 80083d4:	677b      	str	r3, [r7, #116]	@ 0x74
	for(i=0; i<NumToWrite; i+=8)
 80083d6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80083da:	3308      	adds	r3, #8
 80083dc:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 80083e0:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 80083e4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80083e8:	429a      	cmp	r2, r3
 80083ea:	f4ff af1f 	bcc.w	800822c <STMFLASH_Write_NoCheck+0x54>
 80083ee:	e004      	b.n	80083fa <STMFLASH_Write_NoCheck+0x222>
		return;
 80083f0:	bf00      	nop
 80083f2:	e002      	b.n	80083fa <STMFLASH_Write_NoCheck+0x222>
		return;  // 地址越界，拒绝写入
 80083f4:	bf00      	nop
 80083f6:	e000      	b.n	80083fa <STMFLASH_Write_NoCheck+0x222>
		            return;
 80083f8:	bf00      	nop
	}
} 
 80083fa:	3780      	adds	r7, #128	@ 0x80
 80083fc:	46bd      	mov	sp, r7
 80083fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008402:	bf00      	nop
 8008404:	0801ffff 	.word	0x0801ffff
 8008408:	08020000 	.word	0x08020000
 800840c:	20003220 	.word	0x20003220
 8008410:	20003210 	.word	0x20003210

08008414 <STMFLASH_Write>:
  * @param  buffer: The pointer to the data.
  * @param  count:  The number of half words written
  * @retval None
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b08e      	sub	sp, #56	@ 0x38
 8008418:	af00      	add	r7, sp, #0
 800841a:	60f8      	str	r0, [r7, #12]
 800841c:	60b9      	str	r1, [r7, #8]
 800841e:	4613      	mov	r3, r2
 8008420:	80fb      	strh	r3, [r7, #6]
	// 安全检查：防止 NULL 指针和无效参数
	if (pBuffer == NULL || NumToWrite == 0) {
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	2b00      	cmp	r3, #0
 8008426:	f000 80eb 	beq.w	8008600 <STMFLASH_Write+0x1ec>
 800842a:	88fb      	ldrh	r3, [r7, #6]
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 80e7 	beq.w	8008600 <STMFLASH_Write+0x1ec>
		return;
	}
	
	// ⚠️ 地址对齐检查：STM32H5 Flash 编程地址必须 16 字节对齐
	if ((WriteAddr & 0x0F) != 0) {
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f003 030f 	and.w	r3, r3, #15
 8008438:	2b00      	cmp	r3, #0
 800843a:	f040 80e3 	bne.w	8008604 <STMFLASH_Write+0x1f0>
	}
	
	uint32_t secpos;	   //������ַ
	uint16_t secoff;	   //������ƫ�Ƶ�ַ(16λ�ּ���)
	uint16_t secremain; //������ʣ����?(16λ�ּ���)	   
 	uint16_t i = 0;    // ⚠️ 必须初始化为0！防止使用随机值
 800843e:	2300      	movs	r3, #0
 8008440:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint32_t offaddr;   //ȥ��0X08000000��ĵ��?
	// Check if address is within valid flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return;//�Ƿ���ַ
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008448:	f0c0 80de 	bcc.w	8008608 <STMFLASH_Write+0x1f4>
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	4a70      	ldr	r2, [pc, #448]	@ (8008610 <STMFLASH_Write+0x1fc>)
 8008450:	4293      	cmp	r3, r2
 8008452:	f200 80d9 	bhi.w	8008608 <STMFLASH_Write+0x1f4>
  __ASM volatile ("cpsid i" : : : "memory");
 8008456:	b672      	cpsid	i
}
 8008458:	bf00      	nop
	 __disable_irq();
	HAL_FLASH_Unlock();						//����
 800845a:	f7f9 f841 	bl	80014e0 <HAL_FLASH_Unlock>
	offaddr=WriteAddr-STM32_FLASH_BASE;		//ʵ��ƫ�Ƶ�ַ.
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8008464:	62bb      	str	r3, [r7, #40]	@ 0x28
	secpos=offaddr/STM_SECTOR_SIZE;			//������ַ  0~127 for STM32F103RBT6
 8008466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008468:	0b5b      	lsrs	r3, r3, #13
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		//�������ڵ�ƫ��(2���ֽ�Ϊ������λ.)
 800846c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800846e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008472:	085b      	lsrs	r3, r3, #1
 8008474:	867b      	strh	r3, [r7, #50]	@ 0x32
	secremain=STM_SECTOR_SIZE/2-secoff;		//����ʣ��ռ��С   
 8008476:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008478:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800847c:	863b      	strh	r3, [r7, #48]	@ 0x30
	if(NumToWrite<=secremain)secremain=NumToWrite;//�����ڸ�������Χ
 800847e:	88fa      	ldrh	r2, [r7, #6]
 8008480:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008482:	429a      	cmp	r2, r3
 8008484:	d801      	bhi.n	800848a <STMFLASH_Write+0x76>
 8008486:	88fb      	ldrh	r3, [r7, #6]
 8008488:	863b      	strh	r3, [r7, #48]	@ 0x30
	while(1) 
	{	
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//������������������
 800848a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800848c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8008490:	035b      	lsls	r3, r3, #13
 8008492:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008496:	495f      	ldr	r1, [pc, #380]	@ (8008614 <STMFLASH_Write+0x200>)
 8008498:	4618      	mov	r0, r3
 800849a:	f000 f8bf 	bl	800861c <STMFLASH_Read>
		for(i=0;i<secremain;i++)//У������
 800849e:	2300      	movs	r3, #0
 80084a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80084a2:	e00c      	b.n	80084be <STMFLASH_Write+0xaa>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//��Ҫ����
 80084a4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80084a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80084a8:	4413      	add	r3, r2
 80084aa:	4a5a      	ldr	r2, [pc, #360]	@ (8008614 <STMFLASH_Write+0x200>)
 80084ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d107      	bne.n	80084c8 <STMFLASH_Write+0xb4>
		for(i=0;i<secremain;i++)//У������
 80084b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80084ba:	3301      	adds	r3, #1
 80084bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80084be:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80084c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d3ee      	bcc.n	80084a4 <STMFLASH_Write+0x90>
 80084c6:	e000      	b.n	80084ca <STMFLASH_Write+0xb6>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//��Ҫ����
 80084c8:	bf00      	nop
		}
		 if(i<secremain)//��Ҫ����
 80084ca:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80084cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d268      	bcs.n	80085a4 <STMFLASH_Write+0x190>
		 {
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError = 0;
 80084d2:	2300      	movs	r3, #0
 80084d4:	613b      	str	r3, [r7, #16]
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80084d6:	2304      	movs	r3, #4
 80084d8:	617b      	str	r3, [r7, #20]
			EraseInitStruct.Banks     = FLASH_BANK_1;
 80084da:	2301      	movs	r3, #1
 80084dc:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Sector    = secpos;   // �� 8KB ���������?
 80084de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e0:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.NbSectors = 1;
 80084e2:	2301      	movs	r3, #1
 80084e4:	623b      	str	r3, [r7, #32]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80084e6:	4b4c      	ldr	r3, [pc, #304]	@ (8008618 <STMFLASH_Write+0x204>)
 80084e8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80084ec:	4a4a      	ldr	r2, [pc, #296]	@ (8008618 <STMFLASH_Write+0x204>)
 80084ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084f2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
 80084f6:	4b48      	ldr	r3, [pc, #288]	@ (8008618 <STMFLASH_Write+0x204>)
 80084f8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80084fc:	4a46      	ldr	r2, [pc, #280]	@ (8008618 <STMFLASH_Write+0x204>)
 80084fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008502:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8008506:	4b44      	ldr	r3, [pc, #272]	@ (8008618 <STMFLASH_Write+0x204>)
 8008508:	f44f 021e 	mov.w	r2, #10354688	@ 0x9e0000
 800850c:	631a      	str	r2, [r3, #48]	@ 0x30
//			 // ⚠️ 擦除前禁用中断（擦除时间更长，更危险！）
//			    __disable_irq();

			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800850e:	f107 0210 	add.w	r2, r7, #16
 8008512:	f107 0314 	add.w	r3, r7, #20
 8008516:	4611      	mov	r1, r2
 8008518:	4618      	mov	r0, r3
 800851a:	f7f9 f8c7 	bl	80016ac <HAL_FLASHEx_Erase>
 800851e:	4603      	mov	r3, r0
 8008520:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

//			    __enable_irq();

			    if (erase_status != HAL_OK) {
 8008524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008528:	2b00      	cmp	r3, #0
 800852a:	d003      	beq.n	8008534 <STMFLASH_Write+0x120>
			        HAL_FLASH_Lock();
 800852c:	f7f8 fffe 	bl	800152c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8008530:	b662      	cpsie	i
}
 8008532:	e06a      	b.n	800860a <STMFLASH_Write+0x1f6>
			        __enable_irq();
			        return;
			    }
			// �����󽫻���������?0xFFFF������Ѿ���������д��?
			// 修复：正确填充 0xFFFF（memset 只能填充字节，需要循环填充半字）
			for(i=0; i<(PAGE_SIZE/4); i++) {
 8008534:	2300      	movs	r3, #0
 8008536:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008538:	e008      	b.n	800854c <STMFLASH_Write+0x138>
				STMFLASH_BUF[i] = 0xFFFF;
 800853a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800853c:	4a35      	ldr	r2, [pc, #212]	@ (8008614 <STMFLASH_Write+0x200>)
 800853e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008542:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<(PAGE_SIZE/4); i++) {
 8008546:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008548:	3301      	adds	r3, #1
 800854a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800854c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800854e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008552:	d3f2      	bcc.n	800853a <STMFLASH_Write+0x126>
			}
			// ⚠️ 关键检查：防止数组越界访问
			for(i=0;i<secremain;i++)//����
 8008554:	2300      	movs	r3, #0
 8008556:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008558:	e013      	b.n	8008582 <STMFLASH_Write+0x16e>
			{
				// 确保不会超出 STMFLASH_BUF 的范围
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 800855a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800855c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800855e:	4413      	add	r3, r2
 8008560:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008564:	da12      	bge.n	800858c <STMFLASH_Write+0x178>
					break;  // 防止越界
				}
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 8008566:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008568:	005b      	lsls	r3, r3, #1
 800856a:	68ba      	ldr	r2, [r7, #8]
 800856c:	441a      	add	r2, r3
 800856e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8008570:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008572:	440b      	add	r3, r1
 8008574:	8811      	ldrh	r1, [r2, #0]
 8008576:	4a27      	ldr	r2, [pc, #156]	@ (8008614 <STMFLASH_Write+0x200>)
 8008578:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)//����
 800857c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800857e:	3301      	adds	r3, #1
 8008580:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008582:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008584:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008586:	429a      	cmp	r2, r3
 8008588:	d3e7      	bcc.n	800855a <STMFLASH_Write+0x146>
 800858a:	e000      	b.n	800858e <STMFLASH_Write+0x17a>
					break;  // 防止越界
 800858c:	bf00      	nop
			}
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//д����������
 800858e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008590:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8008594:	035b      	lsls	r3, r3, #13
 8008596:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800859a:	491e      	ldr	r1, [pc, #120]	@ (8008614 <STMFLASH_Write+0x200>)
 800859c:	4618      	mov	r0, r3
 800859e:	f7ff fe1b 	bl	80081d8 <STMFLASH_Write_NoCheck>
 80085a2:	e005      	b.n	80085b0 <STMFLASH_Write+0x19c>

		 }else {
		 	STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);//д�Ѿ������˵�,ֱ��д������ʣ������.
 80085a4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80085a6:	461a      	mov	r2, r3
 80085a8:	68b9      	ldr	r1, [r7, #8]
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f7ff fe14 	bl	80081d8 <STMFLASH_Write_NoCheck>

		 }
		if(NumToWrite==secremain)break;//д�������??
 80085b0:	88fa      	ldrh	r2, [r7, #6]
 80085b2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d01e      	beq.n	80085f6 <STMFLASH_Write+0x1e2>
		else//д��δ����
		{
			secpos++;				//������ַ��1		
 80085b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ba:	3301      	adds	r3, #1
 80085bc:	637b      	str	r3, [r7, #52]	@ 0x34
			secoff=0;				//ƫ��λ��Ϊ0 	 
 80085be:	2300      	movs	r3, #0
 80085c0:	867b      	strh	r3, [r7, #50]	@ 0x32
		   	pBuffer+=secremain;  	//ָ��ƫ��
 80085c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80085c4:	005b      	lsls	r3, r3, #1
 80085c6:	68ba      	ldr	r2, [r7, #8]
 80085c8:	4413      	add	r3, r2
 80085ca:	60bb      	str	r3, [r7, #8]
		WriteAddr+=secremain*2;	//д��ַƫ��(修正：secremain是半字数，地址需要*2)	   
 80085cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80085ce:	005b      	lsls	r3, r3, #1
 80085d0:	461a      	mov	r2, r3
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	4413      	add	r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	//�ֽ�(16λ)���ݼ�
 80085d8:	88fa      	ldrh	r2, [r7, #6]
 80085da:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	80fb      	strh	r3, [r7, #6]
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;//��һ����������д����
 80085e0:	88fb      	ldrh	r3, [r7, #6]
 80085e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085e6:	d903      	bls.n	80085f0 <STMFLASH_Write+0x1dc>
 80085e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80085ec:	863b      	strh	r3, [r7, #48]	@ 0x30
 80085ee:	e74c      	b.n	800848a <STMFLASH_Write+0x76>
			else secremain=NumToWrite;//��һ����������д����
 80085f0:	88fb      	ldrh	r3, [r7, #6]
 80085f2:	863b      	strh	r3, [r7, #48]	@ 0x30
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//������������������
 80085f4:	e749      	b.n	800848a <STMFLASH_Write+0x76>
		if(NumToWrite==secremain)break;//д�������??
 80085f6:	bf00      	nop
		}	 
	};	
	HAL_FLASH_Lock();//����
 80085f8:	f7f8 ff98 	bl	800152c <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80085fc:	b662      	cpsie	i
}
 80085fe:	e004      	b.n	800860a <STMFLASH_Write+0x1f6>
		return;
 8008600:	bf00      	nop
 8008602:	e002      	b.n	800860a <STMFLASH_Write+0x1f6>
		return;
 8008604:	bf00      	nop
 8008606:	e000      	b.n	800860a <STMFLASH_Write+0x1f6>
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return;//�Ƿ���ַ
 8008608:	bf00      	nop
	__enable_irq();
}
 800860a:	3738      	adds	r7, #56	@ 0x38
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	0801ffff 	.word	0x0801ffff
 8008614:	20003230 	.word	0x20003230
 8008618:	40022000 	.word	0x40022000

0800861c <STMFLASH_Read>:
  * @param  pBuffer: The pointer to the data.
  * @param  NumToWrite:  The number of half words written(16bit)
  * @retval None
  */
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
 800861c:	b590      	push	{r4, r7, lr}
 800861e:	b087      	sub	sp, #28
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	4613      	mov	r3, r2
 8008628:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<NumToRead;i++)
 800862a:	2300      	movs	r3, #0
 800862c:	82fb      	strh	r3, [r7, #22]
 800862e:	e00e      	b.n	800864e <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);//��ȡ2�ֽ�����.
 8008630:	8afb      	ldrh	r3, [r7, #22]
 8008632:	005b      	lsls	r3, r3, #1
 8008634:	68ba      	ldr	r2, [r7, #8]
 8008636:	18d4      	adds	r4, r2, r3
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f7ff fdc1 	bl	80081c0 <STMFLASH_ReadHalfWord>
 800863e:	4603      	mov	r3, r0
 8008640:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;//ƫ��2�ֽ�����.	
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	3302      	adds	r3, #2
 8008646:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8008648:	8afb      	ldrh	r3, [r7, #22]
 800864a:	3301      	adds	r3, #1
 800864c:	82fb      	strh	r3, [r7, #22]
 800864e:	8afa      	ldrh	r2, [r7, #22]
 8008650:	88fb      	ldrh	r3, [r7, #6]
 8008652:	429a      	cmp	r2, r3
 8008654:	d3ec      	bcc.n	8008630 <STMFLASH_Read+0x14>
	}
}
 8008656:	bf00      	nop
 8008658:	bf00      	nop
 800865a:	371c      	adds	r7, #28
 800865c:	46bd      	mov	sp, r7
 800865e:	bd90      	pop	{r4, r7, pc}

08008660 <memset>:
 8008660:	4402      	add	r2, r0
 8008662:	4603      	mov	r3, r0
 8008664:	4293      	cmp	r3, r2
 8008666:	d100      	bne.n	800866a <memset+0xa>
 8008668:	4770      	bx	lr
 800866a:	f803 1b01 	strb.w	r1, [r3], #1
 800866e:	e7f9      	b.n	8008664 <memset+0x4>

08008670 <__libc_init_array>:
 8008670:	b570      	push	{r4, r5, r6, lr}
 8008672:	4d0d      	ldr	r5, [pc, #52]	@ (80086a8 <__libc_init_array+0x38>)
 8008674:	2600      	movs	r6, #0
 8008676:	4c0d      	ldr	r4, [pc, #52]	@ (80086ac <__libc_init_array+0x3c>)
 8008678:	1b64      	subs	r4, r4, r5
 800867a:	10a4      	asrs	r4, r4, #2
 800867c:	42a6      	cmp	r6, r4
 800867e:	d109      	bne.n	8008694 <__libc_init_array+0x24>
 8008680:	4d0b      	ldr	r5, [pc, #44]	@ (80086b0 <__libc_init_array+0x40>)
 8008682:	2600      	movs	r6, #0
 8008684:	4c0b      	ldr	r4, [pc, #44]	@ (80086b4 <__libc_init_array+0x44>)
 8008686:	f000 f825 	bl	80086d4 <_init>
 800868a:	1b64      	subs	r4, r4, r5
 800868c:	10a4      	asrs	r4, r4, #2
 800868e:	42a6      	cmp	r6, r4
 8008690:	d105      	bne.n	800869e <__libc_init_array+0x2e>
 8008692:	bd70      	pop	{r4, r5, r6, pc}
 8008694:	f855 3b04 	ldr.w	r3, [r5], #4
 8008698:	3601      	adds	r6, #1
 800869a:	4798      	blx	r3
 800869c:	e7ee      	b.n	800867c <__libc_init_array+0xc>
 800869e:	f855 3b04 	ldr.w	r3, [r5], #4
 80086a2:	3601      	adds	r6, #1
 80086a4:	4798      	blx	r3
 80086a6:	e7f2      	b.n	800868e <__libc_init_array+0x1e>
 80086a8:	08008e7c 	.word	0x08008e7c
 80086ac:	08008e7c 	.word	0x08008e7c
 80086b0:	08008e7c 	.word	0x08008e7c
 80086b4:	08008e80 	.word	0x08008e80

080086b8 <memcpy>:
 80086b8:	440a      	add	r2, r1
 80086ba:	1e43      	subs	r3, r0, #1
 80086bc:	4291      	cmp	r1, r2
 80086be:	d100      	bne.n	80086c2 <memcpy+0xa>
 80086c0:	4770      	bx	lr
 80086c2:	b510      	push	{r4, lr}
 80086c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086c8:	4291      	cmp	r1, r2
 80086ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086ce:	d1f9      	bne.n	80086c4 <memcpy+0xc>
 80086d0:	bd10      	pop	{r4, pc}
	...

080086d4 <_init>:
 80086d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d6:	bf00      	nop
 80086d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086da:	bc08      	pop	{r3}
 80086dc:	469e      	mov	lr, r3
 80086de:	4770      	bx	lr

080086e0 <_fini>:
 80086e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086e2:	bf00      	nop
 80086e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e6:	bc08      	pop	{r3}
 80086e8:	469e      	mov	lr, r3
 80086ea:	4770      	bx	lr
