# FPGA_counter
Task @ADI

i have done a counter with PLL to divide the frequency from 100Mhz to 8Mhz and then i designed a clock divider code to divide the clock from 8Mhz to 1hz to be able to see the counting process in real life , counting every 1 second (1/1hz=1 sec). 
