
istflow -prj "/home/andy/Downloads/tmp/colorbar_gen/test.rvl" -design "colorbar_colorbar.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="3"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="6"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "/opt/lscc/diamond/3.11_x64/tcltk/bin/tclsh" "/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/test_generate.tcl".
all messages logged in file /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_error.log

Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/test/top_la0_bb.v. VERI-1482
all messages logged in file /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_error.log

Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_reveal_coretop.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/top.v. VERI-1482
    <postMsg mid="35901372" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/top.v(22): " arg1="de" arg2="/home/andy/Downloads/tmp/colorbar_gen/top.v" arg3="22"  />
Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/colorbar_gen.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_top.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_ctrl.v. VERI-1482
Analyzing Verilog file /home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_core.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/top.v(1): " arg1="top" arg2="/home/andy/Downloads/tmp/colorbar_gen/top.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/top.v(94): " arg1="top" arg2="/home/andy/Downloads/tmp/colorbar_gen/top.v" arg3="94"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.v(80): " arg1="pll_sensor_clk_uniq_1" arg2="/home/andy/Downloads/tmp/colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.v" arg3="80"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/colorbar_gen.v(160): " arg1="colorbar_gen_uniq_1" arg2="/home/andy/Downloads/tmp/colorbar_gen/colorbar_gen.v" arg3="160"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_top.v(67): " arg1="hdmi_i2c_top_uniq_1" arg2="/home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_top.v" arg3="67"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_ctrl.v(96): " arg1="hdmi_i2c_ctrl_uniq_1" arg2="/home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_ctrl.v" arg3="96"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_core.v(385): " arg1="hdmi_i2c_core_uniq_1" arg2="/home/andy/Downloads/tmp/colorbar_gen/hdmi_i2c_core.v" arg3="385"  />
(VERI-1491) Pretty printing all modules in library work to file /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v
Lpf file '/home/andy/Downloads/tmp/colorbar_gen/colorbar.lpf' is updated.

synpwrap -msg -prj "colorbar_colorbar_synplify.tcl" -log "colorbar_colorbar.srf"
Copyright (C) 1992-2019 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.11.0.396.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />
Running in Lattice mode

Starting:    /opt/lscc/diamond/3.11_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /opt/lscc/diamond/3.11_x64/synpbase
Hostname:    debian-dell
Date:        Sun Apr 26 13:20:33 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch colorbar_colorbar_synplify.tcl
ProductType: synplify_pro




log file: "/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr"
Running: colorbar in foreground

Running proj_1|colorbar

Running Flow: compile (Compile) on proj_1|colorbar
# Sun Apr 26 13:20:33 2020

Running Flow: compile_flow (Compile Process) on proj_1|colorbar
# Sun Apr 26 13:20:33 2020

Running: compiler (Compile Input) on proj_1|colorbar
# Sun Apr 26 13:20:33 2020
Copied /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_comp.srs to /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srs

compiler completed
# Sun Apr 26 13:20:35 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|colorbar
# Sun Apr 26 13:20:35 2020

multi_srs_gen completed
# Sun Apr 26 13:20:35 2020

Return Code: 0
Run Time:00h:00m:00s
Copied /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_mult.srs to /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srs
Copied /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr to /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srf
Complete: Compile Process on proj_1|colorbar

Running: premap (Premap) on proj_1|colorbar
# Sun Apr 26 13:20:35 2020

premap completed with warnings
# Sun Apr 26 13:20:36 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|colorbar

Running Flow: map (Map) on proj_1|colorbar
# Sun Apr 26 13:20:36 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|colorbar
# Sun Apr 26 13:20:36 2020
Copied /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_m.srm to /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srm

fpga_mapper completed with warnings
# Sun Apr 26 13:20:40 2020

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on proj_1|colorbar
Copied /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srr to /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.srf
Complete: Logic Synthesis on proj_1|colorbar
TCL script complete: "colorbar_colorbar_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/andy/Downloads/tmp/colorbar_gen/colorbar/proj_1.prj
batch mode default:no
Child process exit with 0.

==contents of colorbar_colorbar.srf
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: /opt/lscc/diamond/3.11_x64/synpbase
#OS: Linux 
#Hostname: debian-dell

# Sun Apr 26 13:20:33 2020

#Implementation: colorbar


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
Synopsys Verilog Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v" (library work)
@I::"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v" (library work)
@I::"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v" (library work)
@I::"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v" (library work)
@I::"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v" (library work)
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":344:11:344:21|Net i2c_data_rd is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":594:11:594:16|Net scl_in is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":595:11:595:16|Net sda_in is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":677:11:677:21|Net i2c_rqt_pos is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":699:11:699:20|Net timer_125u is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1294:11:1294:21|Net i2c_data_rd is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1544:11:1544:16|Net scl_in is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1545:11:1545:16|Net sda_in is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1627:11:1627:21|Net i2c_rqt_pos is not declared.
@W: CG1337 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1649:11:1649:20|Net timer_125u is not declared.
Verilog syntax check successful!
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v changed - recompiling
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v changed - recompiling
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v changed - recompiling
Selecting top level module top
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"/opt/lscc/diamond/3.11_x64/synpbase/lib/lucent/ecp5um.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1069:7:1069:27|Synthesizing module pll_sensor_clk_uniq_1 in library work.
Running optimization stage 1 on pll_sensor_clk_uniq_1 .......
@W: CL168 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1079:8:1079:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1130:7:1130:25|Synthesizing module colorbar_gen_uniq_1 in library work.
Running optimization stage 1 on colorbar_gen_uniq_1 .......
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1226:4:1226:9|Pruning unused register ative_line_cnt[11:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Pruning unused register fv_cnt[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Pruning unused register q_fv. Make sure that there are no unused intermediate registers.
@A: CL282 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Feedback mux created for signal de. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1308:7:1308:26|Synthesizing module hdmi_i2c_ctrl_uniq_1 in library work.
@W: CG133 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1315:21:1315:30|Object addr_reg_L is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1317:21:1317:29|Object data_wr_L is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on hdmi_i2c_ctrl_uniq_1 .......
@A: CL110 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Too many clocks (> 8) for set/reset analysis of data_wr_H, try moving enabling expressions outside always block
@W: CL118 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Latch generated from always block for signal data_wr_H[7:0]; possible missing assignment in an if or case statement.
@A: CL110 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Too many clocks (> 8) for set/reset analysis of addr_reg_H, try moving enabling expressions outside always block
@W: CL118 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Latch generated from always block for signal addr_reg_H[7:0]; possible missing assignment in an if or case statement.
@A: CL110 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Too many clocks (> 8) for set/reset analysis of addr_dev, try moving enabling expressions outside always block
@W: CL118 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Latch generated from always block for signal addr_dev[6:0]; possible missing assignment in an if or case statement.
@A: CL110 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Too many clocks (> 8) for set/reset analysis of cmd, try moving enabling expressions outside always block
@W: CL118 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Latch generated from always block for signal cmd; possible missing assignment in an if or case statement.
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1477:7:1477:26|Synthesizing module hdmi_i2c_core_uniq_1 in library work.
Running optimization stage 1 on hdmi_i2c_core_uniq_1 .......
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1712:4:1712:9|Pruning unused register data_wr_tmp[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1564:4:1564:9|Pruning unused register cnt_byte[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1273:7:1273:25|Synthesizing module hdmi_i2c_top_uniq_1 in library work.
Running optimization stage 1 on hdmi_i2c_top_uniq_1 .......
Running optimization stage 1 on rvl_jtag_int_13s_3s_0s_0s_4s_13s_13s .......
Running optimization stage 1 on rvl_decode_3s_3s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Running optimization stage 1 on rvl_te_Z1 .......
Running optimization stage 1 on pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 .......
Running optimization stage 1 on rvl_te_Z3 .......
Running optimization stage 1 on rvl_tcnt_3s_3s_1_0s .......
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_trig_gen.v":11:7:11:18|Synthesizing module top_la0_trig in library work.
Running optimization stage 1 on top_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z6 .......
Running optimization stage 1 on rvl_tm_Z5 .......
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v":12:7:12:13|Synthesizing module top_la0 in library work.
Running optimization stage 1 on top_la0 .......
@N: CG364 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:9:1164:12|*Output jtck has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:15:1164:18|*Output jtdi has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:21:1164:26|*Output jshift has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:29:1164:35|*Output jupdate has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:38:1164:42|*Output jrstn has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:45:1164:48|*Output jce2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v":1164:51:1164:59|*Output ip_enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.
@W: CG360 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
Running optimization stage 1 on reveal_coretop .......
@N: CG364 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":53:7:53:9|Synthesizing module top in library work.
@W: CG360 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":63:11:63:14|Removing wire test, as there is no assignment to it.
@W: CG360 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":65:9:65:14|Removing wire clk24M, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":63:11:63:14|*Output test has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CL189 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":76:4:76:9|Register bit reset_n is always 1.
Running optimization stage 2 on top .......
@W: CL156 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":65:9:65:14|*Input clk24M to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on top_la0 .......
@N: CL159 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v":55:7:55:13|Input reset_n is unused.
@N: CL159 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_la0_gen.v":68:7:68:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z6 .......
Running optimization stage 2 on rvl_tm_Z5 .......
Running optimization stage 2 on top_la0_trig .......
Running optimization stage 2 on rvl_tcnt_3s_3s_1_0s .......
Running optimization stage 2 on pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 .......
Running optimization stage 2 on rvl_te_Z3 .......
Extracted state machine for register next_then_shift
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Running optimization stage 2 on rvl_te_Z1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_3s_3s .......
Running optimization stage 2 on rvl_jtag_int_13s_3s_0s_0s_4s_13s_13s .......
Running optimization stage 2 on hdmi_i2c_top_uniq_1 .......
Running optimization stage 2 on hdmi_i2c_core_uniq_1 .......
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1629:4:1629:9|Optimizing register bit cnt_1bit[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1629:4:1629:9|Optimizing register bit cnt_1bit[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1629:4:1629:9|Pruning register bits 9 to 8 of cnt_1bit[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1784:4:1784:9|Trying to extract state machine for register i2c_cs.
Extracted state machine for register i2c_cs
State machine has 12 reachable states with original encodings of:
   000001
   000010
   000011
   000100
   000101
   000110
   001001
   001010
   010111
   011000
   011001
   011010
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1718:4:1718:9|Optimizing register bit data_rdy to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Optimizing register bit data_rd[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1731:4:1731:9|Pruning unused register data_rd[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1718:4:1718:9|Pruning unused register data_rdy. Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1486:21:1486:30|Input addr_reg_L is unused.
@N: CL159 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1488:21:1488:29|Input data_wr_L is unused.
Running optimization stage 2 on hdmi_i2c_ctrl_uniq_1 .......
@A: CL153 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1315:21:1315:30|*Unassigned bits of addr_reg_L[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1317:21:1317:29|*Unassigned bits of data_wr_L[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1318:15:1318:22|Input data_rdy is unused.
@N: CL159 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1319:21:1319:27|Input data_rd is unused.
Running optimization stage 2 on colorbar_gen_uniq_1 .......
@W: CL190 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Pruning register bit 11 of linecnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1233:4:1233:9|Pruning register bits 35 to 25 of pix_rgb[35:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1233:4:1233:9|Pruning register bits 23 to 13 of pix_rgb[35:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1233:4:1233:9|Pruning register bits 11 to 1 of pix_rgb[35:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on pll_sensor_clk_uniq_1 .......
Running optimization stage 2 on EHXPLLL .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:34 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:34 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:34 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Database state : /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/|colorbar
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:26:38

@N|Running in 64-bit mode
File /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 26 13:20:35 2020

###########################################################]
# Sun Apr 26 13:20:35 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar_scck.rpt 
Printing clock  summary report in "/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":63:11:63:14|Tristate driver test (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Removing sequential instance fv (in view: work.colorbar_gen_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine i2c_cs[11:0] (in view: work.hdmi_i2c_core_uniq_1(verilog))
original code -> new code
   000001 -> 0000
   000010 -> 0001
   000011 -> 0010
   000100 -> 0011
   000101 -> 0100
   000110 -> 0101
   001001 -> 0110
   001010 -> 0111
   010111 -> 1000
   011000 -> 1001
   011001 -> 1010
   011010 -> 1011
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
syn_allowed_resources : blockrams=208  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



Clock Summary
******************

          Start                                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                                          Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       System                                         100.0 MHz     10.000        system       system_clkgroup         24   
                                                                                                                               
0 -       pll_sensor_clk_uniq_1|CLKOP_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     318  
                                                                                                                               
0 -       reveal_coretop|jtck_inferred_clock[0]          100.0 MHz     10.000        inferred     Inferred_clkgroup_1     231  
                                                                                                                               
0 -       top|clk_in                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     61   
===============================================================================================================================



Clock Load Summary
***********************

                                               Clock     Source                                                             Clock Pin                                                            Non-clock Pin                                                               Non-clock Pin                                                              
Clock                                          Load      Pin                                                                Seq Example                                                          Seq Example                                                                 Comb Example                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         24        -                                                                  hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd.C                           -                                                                           -                                                                          
                                                                                                                                                                                                                                                                                                                                                        
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     318       u_pll_sensor_clk.PLLInst_0.CLKOP(EHXPLLL)                          fv.C                                                                 top_reveal_coretop_instance.top_la0_inst_0.tm_u.trace_din_d[12:0].D[12]     w_pixclk.I[0](keepbuf)                                                     
                                                                                                                                                                                                                                                                                                                                                        
reveal_coretop|jtck_inferred_clock[0]          231       top_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_first_rd_d1.C     -                                                                           top_reveal_coretop_instance.top_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                        
top|clk_in                                     61        clk_in(port)                                                       hdmi_i2c_top_inst.hdmi_i2c_core_inst.scl_s2.C                        -                                                                           -                                                                          
========================================================================================================================================================================================================================================================================================================================================================

@W: MT531 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Found signal identified as System clock which controls 24 sequential elements including hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1158:4:1158:9|Found inferred clock pll_sensor_clk_uniq_1|CLKOP_inferred_clock which controls 318 sequential elements including u_colorbar_gen.linecnt[10:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found inferred clock top|clk_in which controls 61 sequential elements including hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 560 clock pin(s) of sequential element(s)
0 instances converted, 560 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                               
----------------------------------------------------------------------------------------------------------------------
@KP:ckid0_3       clk_in              Unconstrained_port     61         hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[3]
======================================================================================================================
============================================================================================== Gated/Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                                              Drive Element Type        Unconverted Fanout     Sample Instance                                      Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       u_pll_sensor_clk.CLKOP                                       pll_sensor_clk_uniq_1     305                    pixdata[35:0]                                        Black box on clock path        
@KP:ckid0_2       top_reveal_coretop_instance.jtagconn16_inst_0.jtck           jtagconn16                231                    ENCRYPTED                                            Black box on clock path        
@KP:ckid0_4       hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13.OUT     or                        24                     hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]     Clock source is invalid for GCC
====================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 59MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 26 13:20:36 2020

###########################################################]
# Sun Apr 26 13:20:36 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /opt/lscc/diamond/3.11_x64/synpbase
OS: Debian GNU/Linux 8 (jessie)
Hostname: debian-dell

Implementation : colorbar
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: MO111 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":63:11:63:14|Tristate driver test (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Found ROM addr_reg_H_1[4:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) with 12 words by 5 bits.
@W: FA239 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1360:12:1360:15|Found ROM data_wr_H_1[7:0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)) with 12 words by 8 bits.
@N: MF237 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1247:30:1247:46|Generating a type rem remainder 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@N: MO231 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1219:4:1219:9|Found counter in view:work.top(verilog) instance u_colorbar_gen.color_cntr[11:0] 
@N: MO231 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Found counter in view:work.top(verilog) instance u_colorbar_gen.rstn_cnt[7:0] 
@N: MO231 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1629:4:1629:9|Found counter in view:work.hdmi_i2c_core_uniq_1(verilog) instance cnt_1bit[7:0] 
@N: MO231 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1547:4:1547:9|Found counter in view:work.hdmi_i2c_core_uniq_1(verilog) instance cnt_bit[3:0] 
@N: MO231 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1651:4:1651:9|Found counter in view:work.hdmi_i2c_core_uniq_1(verilog) instance cnt_128u[13:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)

@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1332:4:1332:9|Found syn_preserve on register step_cnt[0] which prevents the register from being packed into DSP

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.32ns		 751 /       583
   2		0h:00m:02s		    -1.32ns		 744 /       583
   3		0h:00m:02s		    -1.05ns		 744 /       583

   4		0h:00m:02s		    -1.30ns		 745 /       583
   5		0h:00m:02s		    -1.30ns		 745 /       583
   6		0h:00m:02s		    -1.44ns		 747 /       583
   7		0h:00m:02s		    -1.32ns		 746 /       583
   8		0h:00m:02s		    -1.10ns		 746 /       583
   9		0h:00m:02s		    -1.32ns		 746 /       583


  10		0h:00m:02s		    -1.32ns		 746 /       583

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 169MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":63:11:63:14|Tristate driver test_obuft.un1[0] (in view: work.top(verilog)) on net test (in view: work.top(verilog)) has its enable tied to GND.
@W: MO161 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Register bit u_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[0] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[1] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[2] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[3] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[4] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[5] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.
@N: BN362 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1152:4:1152:9|Removing sequential instance u_colorbar_gen.rstn_cnt[6] (in view: work.top(verilog)) of type view:LUCENT.FD1S3AX(PRIM) because it does not drive other instances.

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 169MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 130MB peak: 169MB)

Writing Analyst data base /home/andy/Downloads/tmp/colorbar_gen/colorbar/synwork/colorbar_colorbar_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 175MB)

Warning: Found 24 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0
1) instance I_73.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net cmd_0 (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.cmd_0
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]
2) instance I_66.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_66.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_66.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_66.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[0]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]
3) instance I_67.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[1] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_67.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_67.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_67.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[1]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]
4) instance I_68.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev[2] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_68.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_68.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_68.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[2]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]
5) instance I_69.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[3] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_69.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_69.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_69.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[3]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]
6) instance I_70.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[4] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_70.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_70.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_70.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[4]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]
7) instance I_71.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev_0[5] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_71.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_71.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_71.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev_0[5]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]
8) instance I_72.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_dev[6] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_72.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_72.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_72.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_dev[6]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]
9) instance I_82.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_82.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_82.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_82.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[0]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]
10) instance I_83.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[1] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_83.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_83.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_83.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[1]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]
11) instance I_84.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[2] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_84.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_84.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_84.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[2]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]
12) instance I_85.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[3] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_85.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_85.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_85.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[3]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]
13) instance I_62.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[4] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_62.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_62.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_62.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[4]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]
14) instance I_63.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[5] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_63.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_63.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_63.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[5]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]
15) instance I_64.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[6] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_64.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_64.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_64.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[6]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]
16) instance I_65.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net addr_reg_H[7] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_65.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_65.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_65.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.addr_reg_H[7]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]
17) instance I_74.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[0] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_74.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_74.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_74.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[0]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]
18) instance I_75.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[1] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_75.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_75.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_75.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[1]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]
19) instance I_76.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[2] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_76.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_76.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_76.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[2]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]
20) instance I_77.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[3] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_77.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_77.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_77.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[3]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]
21) instance I_78.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[4] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_78.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_78.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_78.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[4]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]
22) instance I_79.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[5] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_79.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_79.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_79.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[5]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]
23) instance I_80.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[6] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_80.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_80.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_80.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[6]
@W: BN137 :|Found combinational loop during mapping at net hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]
24) instance I_81.lat (in view: work.hdmi_i2c_ctrl_uniq_1(verilog)), output net data_wr_H[7] (in view: work.hdmi_i2c_ctrl_uniq_1(verilog))
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]
    input  pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_81.lat/A
    instance   hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_81.lat (cell ORCALUT4)
    output pin hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_81.lat/Z
    net        hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.data_wr_H[7]
End of loops
@W: MT246 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":1113:12:1113:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/tmpreveal/top_rvl.v":44:15:44:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":1161:8:1161:21|Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll_sensor_clk_uniq_1|CLKOP_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u_pll_sensor_clk.CLKOP.
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock top|clk_in with period 10.00ns. Please declare a user-defined clock on port clk_in.


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 26 13:20:40 2020
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        20
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.496

                                               Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                 Frequency     Frequency     Period        Period        Slack      Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------
pll_sensor_clk_uniq_1|CLKOP_inferred_clock     100.0 MHz     87.0 MHz      10.000        11.496        -1.496     inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]          100.0 MHz     179.9 MHz     10.000        5.559         4.441      inferred     Inferred_clkgroup_1
top|clk_in                                     100.0 MHz     147.1 MHz     10.000        6.796         3.204      inferred     Inferred_clkgroup_2
System                                         100.0 MHz     287.5 MHz     10.000        3.478         6.522      system       system_clkgroup    
==================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  10.000      6.522   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      pll_sensor_clk_uniq_1|CLKOP_inferred_clock  |  10.000      8.813   |  No paths    -      |  No paths    -      |  No paths    -    
System                                      reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  No paths    -      |  10.000      5.445  |  No paths    -    
pll_sensor_clk_uniq_1|CLKOP_inferred_clock  System                                      |  10.000      6.316   |  No paths    -      |  No paths    -      |  No paths    -    
pll_sensor_clk_uniq_1|CLKOP_inferred_clock  pll_sensor_clk_uniq_1|CLKOP_inferred_clock  |  10.000      -1.496  |  No paths    -      |  No paths    -      |  No paths    -    
pll_sensor_clk_uniq_1|CLKOP_inferred_clock  reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]       System                                      |  No paths    -       |  No paths    -      |  No paths    -      |  10.000      5.518
reveal_coretop|jtck_inferred_clock[0]       pll_sensor_clk_uniq_1|CLKOP_inferred_clock  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]       reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  10.000      4.441  |  No paths    -      |  No paths    -    
top|clk_in                                  top|clk_in                                  |  10.000      3.204   |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_sensor_clk_uniq_1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                              Arrival           
Instance                          Reference                                      Type        Pin     Net                Time        Slack 
                                  Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[10]     0.838       -1.496
u_colorbar_gen.color_cntr[11]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[11]     0.838       -1.437
u_colorbar_gen.color_cntr[9]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[9]      0.838       0.084 
u_colorbar_gen.color_cntr[8]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[8]      0.838       1.663 
u_colorbar_gen.color_cntr[7]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[7]      0.838       3.243 
u_colorbar_gen.linecnt[10]        pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[10]        0.888       4.729 
u_colorbar_gen.linecnt[5]         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[5]         0.863       4.755 
u_colorbar_gen.linecnt[3]         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[3]         0.883       4.800 
u_colorbar_gen.linecnt[4]         pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[4]         0.883       4.800 
u_colorbar_gen.color_cntr[6]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     Q       color_cntr[6]      0.838       4.822 
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                  Required           
Instance                       Reference                                      Type        Pin     Net                    Time         Slack 
                               Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.pix_rgb[12]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       pix_rgb11              9.789        -1.496
u_colorbar_gen.pix_rgb[24]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       pix_rgb10              9.789        -1.496
u_colorbar_gen.pix_rgb[0]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un1_color_cntr_1_i     9.789        -1.372
u_colorbar_gen.linecnt[10]     pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[10]       9.789        4.729 
u_colorbar_gen.linecnt[5]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[5]        9.789        4.848 
u_colorbar_gen.linecnt[6]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[6]        9.789        4.848 
u_colorbar_gen.linecnt[2]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[2]        9.789        4.965 
u_colorbar_gen.linecnt[9]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[9]         9.789        5.072 
u_colorbar_gen.linecnt[7]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[7]         9.789        5.131 
u_colorbar_gen.linecnt[8]      pll_sensor_clk_uniq_1|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[8]         9.789        5.131 
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A1       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A1       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[12] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A1       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A0       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A0       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb11_mb                                                ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb11                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[12]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      11.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.496

    Number of logic level(s):                21
    Starting point:                          u_colorbar_gen.color_cntr[10] / Q
    Ending point:                            u_colorbar_gen.pix_rgb[24] / D
    The start point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_sensor_clk_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
u_colorbar_gen.color_cntr[10]                                              FD1S3AX      Q        Out     0.838     0.838       -         
color_cntr[10]                                                             Net          -        -       -         -           3         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        A1       In      0.000     0.838       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_5_0     CCU2C        COUT     Out     0.784     1.622       -         
mult1_un54_sum_cry_5                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        CIN      In      0.000     1.622       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_6_0     CCU2C        COUT     Out     0.059     1.681       -         
mult1_un54_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        CIN      In      0.000     1.681       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_cry_8_0     CCU2C        COUT     Out     0.059     1.740       -         
mult1_un54_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un54_sum_s_10_0      CCU2C        S0       Out     0.737     2.477       -         
mult1_un54_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        A0       In      0.000     2.477       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_6_0     CCU2C        COUT     Out     0.784     3.260       -         
mult1_un61_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        CIN      In      0.000     3.260       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_cry_8_0     CCU2C        COUT     Out     0.059     3.320       -         
mult1_un61_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        CIN      In      0.000     3.320       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un61_sum_s_10_0      CCU2C        S0       Out     0.737     4.056       -         
mult1_un61_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        A0       In      0.000     4.056       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_6_0     CCU2C        COUT     Out     0.784     4.840       -         
mult1_un68_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        CIN      In      0.000     4.840       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_cry_8_0     CCU2C        COUT     Out     0.059     4.899       -         
mult1_un68_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        CIN      In      0.000     4.899       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un68_sum_s_10_0      CCU2C        S0       Out     0.737     5.636       -         
mult1_un68_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        A0       In      0.000     5.636       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_6_0     CCU2C        COUT     Out     0.784     6.420       -         
mult1_un75_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        CIN      In      0.000     6.420       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_cry_8_0     CCU2C        COUT     Out     0.059     6.479       -         
mult1_un75_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        CIN      In      0.000     6.479       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un75_sum_s_10_0      CCU2C        S0       Out     0.737     7.215       -         
mult1_un75_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        A1       In      0.000     7.215       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_6_0     CCU2C        COUT     Out     0.784     7.999       -         
mult1_un82_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        CIN      In      0.000     7.999       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_cry_8_0     CCU2C        COUT     Out     0.059     8.058       -         
mult1_un82_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        CIN      In      0.000     8.058       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un82_sum_s_10_0      CCU2C        S0       Out     0.737     8.794       -         
mult1_un82_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        A1       In      0.000     8.794       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_6_0     CCU2C        COUT     Out     0.784     9.579       -         
mult1_un89_sum_cry_7                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        CIN      In      0.000     9.579       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_cry_8_0     CCU2C        COUT     Out     0.059     9.637       -         
mult1_un89_sum_cry_9                                                       Net          -        -       -         -           1         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        CIN      In      0.000     9.637       -         
u_colorbar_gen.un1_color_cntr.if_generate_plus\.mult1_un89_sum_s_10_0      CCU2C        S0       Out     0.737     10.374      -         
mult1_un89_sum_s_10_0_S0                                                   Net          -        -       -         -           5         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     D        In      0.000     10.374      -         
u_colorbar_gen.pix_rgb10lto7                                               ORCALUT4     Z        Out     0.568     10.942      -         
pix_rgb10lt8                                                               Net          -        -       -         -           2         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     A        In      0.000     10.942      -         
u_colorbar_gen.pix_rgb10lto8                                               ORCALUT4     Z        Out     0.343     11.285      -         
pix_rgb10                                                                  Net          -        -       -         -           1         
u_colorbar_gen.pix_rgb[24]                                                 FD1S3AX      D        In      0.000     11.285      -         
=========================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                                        Arrival          
Instance                                                                Reference                                 Type        Pin     Net               Time        Slack
                                                                        Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]           1.002       4.441
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]           0.995       4.448
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]           0.991       4.452
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1         0.986       4.460
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]           0.981       4.462
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]           0.951       4.492
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]           0.938       4.505
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[26]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]          0.888       4.554
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[27]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]          0.888       4.554
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[34]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg[34]     0.883       4.764
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                Required          
Instance                                                                      Reference                                 Type        Pin     Net                       Time         Slack
                                                                              Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5             9.789        4.441
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[0]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_503_i                   9.789        4.731
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[0]      9.789        4.764
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[1]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[1]      9.789        4.764
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[2]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[2]      9.789        4.764
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]               9.789        4.964
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[0]     9.789        5.287
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.tt_wr_addr_cntr[1]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[1]     9.789        5.287
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.tt_wr_addr_cntr[2]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[2]     9.789        5.287
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[9]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[9]      9.789        5.290
========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.441

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.803       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.803       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.326       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.326       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.849       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.849       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.482       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.482       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     5.005       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     5.005       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.348       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.348       -         
==================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.441

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.803       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.803       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.326       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.326       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.849       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.849       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.482       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.482       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     5.005       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     5.005       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.348       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.348       -         
==================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.448

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.796       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.796       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.319       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.319       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.842       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.842       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.475       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.475       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.998       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.998       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.341       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.341       -         
==================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.448

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.796       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.796       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.319       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.319       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.842       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.842       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.475       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.475       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.998       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.998       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.341       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.341       -         
==================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.452

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.792       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.792       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.315       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.315       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.838       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.838       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.471       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.471       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.994       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.994       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.337       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.337       -         
==================================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.452

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.792       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.792       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.315       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.315       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.838       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.838       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.471       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.471       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.994       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.994       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.337       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.337       -         
==================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.459

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1 / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1                FD1P3DX      Q        Out     0.986     0.986       -         
jshift_d1                                                                      Net          -        -       -         -           44        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     A        In      0.000     0.986       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     Z        Out     0.708     1.694       -         
capture_dr                                                                     Net          -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4     B        In      0.000     1.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4     Z        Out     0.568     2.261       -         
un6_jtdo                                                                       Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4     A        In      0.000     2.261       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4     Z        Out     0.523     2.784       -         
un21_jtdo                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4     D        In      0.000     2.784       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4     Z        Out     0.523     3.308       -         
un1_jtdo_3                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4     C        In      0.000     3.308       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4     Z        Out     0.523     3.830       -         
jtdo_iv_3                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     A        In      0.000     3.830       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     Z        Out     0.633     4.463       -         
jtdo                                                                           Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     C        In      0.000     4.463       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     Z        Out     0.523     4.987       -         
parity_calc_2_m                                                                Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     C        In      0.000     4.987       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     Z        Out     0.343     5.330       -         
parity_calc_5                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.330       -         
=============================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.459

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1 / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1                  FD1P3DX      Q        Out     0.986     0.986       -         
jshift_d1                                                                        Net          -        -       -         -           44        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4     A        In      0.000     0.986       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4     Z        Out     0.708     1.694       -         
capture_dr                                                                       Net          -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4     B        In      0.000     1.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4     Z        Out     0.568     2.261       -         
un6_jtdo                                                                         Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4     A        In      0.000     2.261       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4     Z        Out     0.523     2.784       -         
un21_jtdo                                                                        Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4     D        In      0.000     2.784       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4     Z        Out     0.523     3.308       -         
un1_jtdo_3                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4     C        In      0.000     3.308       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4     Z        Out     0.523     3.830       -         
jtdo_iv_3                                                                        Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4     A        In      0.000     3.830       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4     Z        Out     0.633     4.463       -         
jtdo                                                                             Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4     C        In      0.000     4.463       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4     Z        Out     0.523     4.987       -         
parity_calc_4_m                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     D        In      0.000     4.987       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4     Z        Out     0.343     5.330       -         
parity_calc_5                                                                    Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.330       -         
===============================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.462

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]                 FD1P3DX      Q        Out     0.981     0.981       -         
addr[9]                                                                             Net          -        -       -         -           39        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     D        In      0.000     0.981       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.504       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.504       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.214       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.214       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.782       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.782       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.305       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.305       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.828       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.828       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.461       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.461       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.984       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.984       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.327       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.327       -         
==================================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.462

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[25]                 FD1P3DX      Q        Out     0.981     0.981       -         
addr[9]                                                                             Net          -        -       -         -           39        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     D        In      0.000     0.981       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.504       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.504       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.214       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.214       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.782       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.782       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.305       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.305       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.828       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.828       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.461       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.461       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.984       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.984       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.327       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.327       -         
==================================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.486

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.758       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.758       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.281       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.281       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.804       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.804       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.437       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.437       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.960       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.960       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.303       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.303       -         
==================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.486

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]                 FD1P3DX      Q        Out     1.002     1.002       -         
addr[0]                                                                             Net          -        -       -         -           60        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     A        In      0.000     1.002       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.524       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.524       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.235       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.235       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.758       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.758       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.281       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.281       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.804       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.804       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.437       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.437       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.960       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.960       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.303       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.303       -         
==================================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.492

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19]                 FD1P3DX      Q        Out     0.951     0.951       -         
addr[3]                                                                             Net          -        -       -         -           22        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     A        In      0.000     0.951       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.523     1.474       -         
un5_jtdo_first_bit_0_a2_4                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     B        In      0.000     1.474       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.184       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.184       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.752       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.752       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.275       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.275       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.798       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.798       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.431       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.431       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.954       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.954       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.297       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.297       -         
==================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.492

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[19]                 FD1P3DX      Q        Out     0.951     0.951       -         
addr[3]                                                                             Net          -        -       -         -           22        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     A        In      0.000     0.951       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.523     1.474       -         
un5_jtdo_first_bit_0_a2_4                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     B        In      0.000     1.474       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.184       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.184       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.752       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.752       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.275       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.275       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.798       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.798       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.431       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.431       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.954       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.954       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.297       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.297       -         
==================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.493

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.751       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.751       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.274       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.274       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.797       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.797       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.430       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.430       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.953       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.953       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.296       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.296       -         
==================================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.493

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     0.995     0.995       -         
addr[2]                                                                             Net          -        -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     C        In      0.000     0.995       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.518       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.518       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.228       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.228       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.751       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.751       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.274       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.274       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.797       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.797       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.430       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.430       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.953       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.953       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.296       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.296       -         
==================================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.497

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.747       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.747       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.270       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.270       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.793       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.793       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.426       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.426       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.949       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.949       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.292       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.292       -         
==================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.497

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[17]                 FD1P3DX      Q        Out     0.991     0.991       -         
addr[1]                                                                             Net          -        -       -         -           49        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     B        In      0.000     0.991       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_5     ORCALUT4     Z        Out     0.523     1.514       -         
un5_jtdo_first_bit_0_a2_5                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     A        In      0.000     1.514       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.224       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     C        In      0.000     2.224       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un15_jtdo_first_bit           ORCALUT4     Z        Out     0.523     2.747       -         
un15_jtdo_first_bit                                                                 Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     D        In      0.000     2.747       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3_RNO                 ORCALUT4     Z        Out     0.523     3.270       -         
rd_dout_tm_m[0]                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     A        In      0.000     3.270       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                     ORCALUT4     Z        Out     0.523     3.793       -         
jtdo_iv_3                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     A        In      0.000     3.793       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.426       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     C        In      0.000     4.426       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0        ORCALUT4     Z        Out     0.523     4.949       -         
parity_calc_4_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     D        In      0.000     4.949       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.292       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.292       -         
==================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.504

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[24]                 FD1P3DX      Q        Out     0.938     0.938       -         
addr[8]                                                                             Net          -        -       -         -           16        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     B        In      0.000     0.938       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.523     1.461       -         
un5_jtdo_first_bit_0_a2_4                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     B        In      0.000     1.461       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     0.711     2.171       -         
un5_jtdo_first_bit_sn                                                               Net          -        -       -         -           18        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     B        In      0.000     2.171       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit           ORCALUT4     Z        Out     0.568     2.740       -         
un22_jtdo_first_bit                                                                 Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     D        In      0.000     2.740       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4_RNO_0               ORCALUT4     Z        Out     0.523     3.263       -         
tt_crc_m[0]                                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     C        In      0.000     3.263       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                     ORCALUT4     Z        Out     0.523     3.785       -         
jtdo_iv_4                                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     B        In      0.000     3.785       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                       ORCALUT4     Z        Out     0.633     4.418       -         
jtdo                                                                                Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     C        In      0.000     4.418       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO          ORCALUT4     Z        Out     0.523     4.941       -         
parity_calc_2_m                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     C        In      0.000     4.941       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv              ORCALUT4     Z        Out     0.343     5.285       -         
parity_calc_5                                                                       Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     5.285       -         
==================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.504

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1 / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jshift_d1                FD1P3DX      Q        Out     0.986     0.986       -         
jshift_d1                                                                      Net          -        -       -         -           44        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     A        In      0.000     0.986       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4     Z        Out     0.708     1.694       -         
capture_dr                                                                     Net          -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4     B        In      0.000     1.694       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4     Z        Out     0.523     2.216       -         
shift_reg_tr_dout_m[0]                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4     B        In      0.000     2.216       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4     Z        Out     0.523     2.740       -         
jtdo_iv_0                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4     B        In      0.000     2.740       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4     Z        Out     0.523     3.263       -         
jtdo_iv_1                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4     A        In      0.000     3.263       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4     Z        Out     0.523     3.785       -         
jtdo_iv_4                                                                      Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     B        In      0.000     3.785       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4     Z        Out     0.633     4.418       -         
jtdo                                                                           Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     C        In      0.000     4.418       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4     Z        Out     0.523     4.941       -         
parity_calc_2_m                                                                Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     C        In      0.000     4.941       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4     Z        Out     0.343     5.285       -         
parity_calc_5                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.285       -         
=============================================================================================================================================




====================================
Detailed Report for Clock: top|clk_in
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                            Arrival          
Instance                                              Reference      Type        Pin     Net              Time        Slack
                                                      Clock                                                                
---------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8]      top|clk_in     FD1S3AX     Q       step_cnt[8]      0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9]      top|clk_in     FD1S3AX     Q       step_cnt[9]      0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10]     top|clk_in     FD1S3AX     Q       step_cnt[10]     0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11]     top|clk_in     FD1S3AX     Q       step_cnt[11]     0.798       3.204
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0]      top|clk_in     FD1S3AX     Q       un3lto0          0.948       3.667
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1]      top|clk_in     FD1P3AX     Q       step_cnt[1]      0.946       3.669
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2]      top|clk_in     FD1P3AX     Q       step_cnt[2]      0.941       3.674
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3]      top|clk_in     FD1P3AX     Q       step_cnt[3]      0.941       3.674
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[5]      top|clk_in     FD1S3AX     Q       step_cnt[5]      0.838       3.732
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[6]      top|clk_in     FD1S3AX     Q       step_cnt[6]      0.838       3.732
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                Required          
Instance                                             Reference      Type        Pin     Net                  Time         Slack
                                                     Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]       top|clk_in     FD1S3AX     D       N_127_i              9.789        3.204
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[0]       top|clk_in     FD1S3AX     D       i2c_cs_ns_i_i[0]     9.789        4.817
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[1]     top|clk_in     FD1P3AX     D       data_buf_12[1]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[2]     top|clk_in     FD1P3AX     D       data_buf_12[2]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[4]     top|clk_in     FD1P3AX     D       data_buf_12[4]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[5]     top|clk_in     FD1P3AX     D       data_buf_12[5]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.data_buf[6]     top|clk_in     FD1P3AX     D       data_buf_12[6]       9.789        4.862
hdmi_i2c_top_inst.hdmi_i2c_core_inst.cnt_1bit[7]     top|clk_in     FD1S3AX     D       cnt_1bit_s[7]        9.789        4.971
hdmi_i2c_top_inst.hdmi_i2c_core_inst.cnt_1bit[5]     top|clk_in     FD1S3AX     D       cnt_1bit_s[5]        9.789        5.030
hdmi_i2c_top_inst.hdmi_i2c_core_inst.cnt_1bit[6]     top|clk_in     FD1S3AX     D       cnt_1bit_s[6]        9.789        5.030
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[8]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     A        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[9]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     B        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[10]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     C        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.204

    Number of logic level(s):                11
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[11]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     D        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.720       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.720       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     6.242       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     6.242       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.585       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.585       -         
====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.667

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0]                      FD1S3AX      Q        Out     0.948     0.948       -         
un3lto0                                                               Net          -        -       -         -           21        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     D        In      0.000     0.948       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.471       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.471       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.196       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.196       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.720       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.720       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.119       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.119       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.643       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.643       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.165       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.165       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.734       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.734       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.256       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.256       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.779       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.779       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.122       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.122       -         
====================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.667

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[0]                      FD1S3AX      Q        Out     0.948     0.948       -         
un3lto0                                                               Net          -        -       -         -           21        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     D        In      0.000     0.948       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.471       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.471       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.196       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.196       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.720       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.720       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.119       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.119       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.643       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.643       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.165       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.165       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.734       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.734       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.256       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.256       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.779       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.779       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.122       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.122       -         
====================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.669

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1]                      FD1P3AX      Q        Out     0.946     0.946       -         
step_cnt[1]                                                           Net          -        -       -         -           20        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     A        In      0.000     0.946       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.468       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.468       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.194       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.194       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.717       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.717       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.117       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.117       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.640       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.640       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.163       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.163       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.731       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.731       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.254       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.254       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.777       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.777       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.120       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.120       -         
====================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.669

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[1]                      FD1P3AX      Q        Out     0.946     0.946       -         
step_cnt[1]                                                           Net          -        -       -         -           20        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     A        In      0.000     0.946       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.468       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.468       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.194       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.194       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.717       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.717       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.117       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.117       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.640       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.640       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.163       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.163       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.731       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.731       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.254       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.254       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.777       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.777       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.120       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.120       -         
====================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[2]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     B        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.464       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[3]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     C        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_a2_0_1         ORCALUT4     Z        Out     0.523     1.464       -         
un1_step_cnt_13_0_a2_0_0                                              Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     D        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[2]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[2]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     B        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.464       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.115
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.674

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[3]                      FD1P3AX      Q        Out     0.941     0.941       -         
step_cnt[3]                                                           Net          -        -       -         -           18        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     C        In      0.000     0.941       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0_o2             ORCALUT4     Z        Out     0.523     1.464       -         
N_37                                                                  Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     A        In      0.000     1.464       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.189       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.189       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.712       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.712       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.112       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.112       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.635       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.635       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.158       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.158       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.726       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.726       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.249       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.249       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.772       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.772       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.115       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.115       -         
====================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.731

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[5] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[5]                      FD1S3AX      Q        Out     0.838     0.838       -         
step_cnt[5]                                                           Net          -        -       -         -           3         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     A        In      0.000     0.838       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.406       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.406       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.131       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.131       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.655       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.655       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.054       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.054       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.578       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.578       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.101       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.101       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.668       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.668       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.191       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.191       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.715       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.715       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.058       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.058       -         
====================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.731

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[6] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[6]                      FD1S3AX      Q        Out     0.838     0.838       -         
step_cnt[6]                                                           Net          -        -       -         -           3         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     B        In      0.000     0.838       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.406       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.406       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.131       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.131       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.655       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.655       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.054       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.054       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.578       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.578       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.101       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.101       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.668       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.668       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.191       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.191       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.715       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.715       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.058       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.058       -         
====================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      6.058
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.731

    Number of logic level(s):                10
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[7] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[7]                      FD1S3AX      Q        Out     0.838     0.838       -         
step_cnt[7]                                                           Net          -        -       -         -           3         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     C        In      0.000     0.838       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.406       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.406       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.131       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.131       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.655       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.655       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.054       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.054       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.578       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.578       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.101       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.101       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.668       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.668       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     5.191       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     5.191       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.715       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.715       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     6.058       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     6.058       -         
====================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[8]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[8]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     A        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[9]                      FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[9]                                                           Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     B        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[10]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[10]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     C        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.249

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[11]                     FD1S3AX      Q        Out     0.798     0.798       -         
step_cnt[11]                                                          Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     D        In      0.000     0.798       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt_0_sqmuxa_i_o2_1_3       ORCALUT4     Z        Out     0.568     1.366       -         
step_cnt_0_sqmuxa_i_o2_1_3                                            Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     D        In      0.000     1.366       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_1_0_a2_1            ORCALUT4     Z        Out     0.568     1.934       -         
un1_step_cnt_1_0_a2_1                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     B        In      0.000     1.934       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     2.659       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     2.659       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     3.183       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     3.183       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     3.583       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     3.583       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     4.106       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     4.106       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     4.628       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     4.628       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     5.197       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     D        In      0.000     5.197       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.540       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.540       -         
====================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      5.514
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.274

    Number of logic level(s):                9
    Starting point:                          hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[4] / Q
    Ending point:                            hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1] / D
    The start point is clocked by            top|clk_in [rising] on pin CK
    The end   point is clocked by            top|clk_in [rising] on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.step_cnt[4]                      FD1P3AX      Q        Out     0.863     0.863       -         
step_cnt[4]                                                           Net          -        -       -         -           4         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     C        In      0.000     0.863       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.un1_step_cnt_13_0                ORCALUT4     Z        Out     0.726     1.589       -         
un1_step_cnt_13_0                                                     Net          -        -       -         -           24        
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     B        In      0.000     1.589       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat                         ORCALUT4     Z        Out     0.523     2.111       -         
cmd_0                                                                 Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          A        In      0.000     2.111       -         
hdmi_i2c_top_inst.hdmi_i2c_ctrl_inst.I_73.lat_i                       INV          Z        Out     0.400     2.511       -         
cmd                                                                   Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     A        In      0.000     2.511       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_0_tz[1]     ORCALUT4     Z        Out     0.523     3.034       -         
i2c_cs_ns_i_0_o2_0_1_0_tz[1]                                          Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     D        In      0.000     3.034       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1_1[1]        ORCALUT4     Z        Out     0.523     3.558       -         
i2c_cs_ns_i_0_o2_0_1_1[1]                                             Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     D        In      0.000     3.558       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_0_1[1]          ORCALUT4     Z        Out     0.568     4.125       -         
N_265_1                                                               Net          -        -       -         -           2         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     B        In      0.000     4.125       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_o2_1[1]            ORCALUT4     Z        Out     0.523     4.649       -         
N_265                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     A        In      0.000     4.649       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_ns_i_0_a3[1]              ORCALUT4     Z        Out     0.523     5.171       -         
N_170                                                                 Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     B        In      0.000     5.171       -         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs_RNO[1]                    ORCALUT4     Z        Out     0.343     5.514       -         
N_127_i                                                               Net          -        -       -         -           1         
hdmi_i2c_top_inst.hdmi_i2c_core_inst.i2c_cs[1]                        FD1S3AX      D        In      0.000     5.514       -         
====================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                                                        Arrival          
Instance                                                                           Reference     Type                                                                               Pin           Net              Time        Slack
                                                                                   Clock                                                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jce2          jce2[0]          0.000       5.445
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jshift        jshift[0]        0.000       5.445
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         ip_enable     ip_enable[0]     0.000       6.053
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_1.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[0]          tt_out[0]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[0]          tt_out[0]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_1.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[1]          tt_out[1]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_2.genblk1\.te_tt_dist_ram     System        pmi_distributed_dpram_8s_3s_2s_reg_none_binary_ECP5UM_pmi_distributed_dpram_Z4     Q[1]          tt_out[1]        0.000       8.813
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.genblk1\.te_tt_ebr_ram      System        pmi_ram_dp_Z2                                                                      Q[0]          tt_out[0]        0.000       8.878
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jtdi          jtdi[0]          0.000       8.923
top_reveal_coretop_instance.jtagconn16_inst_0                                      System        jtagconn16                                                                         jrstn         jrstn[0]         0.000       8.941
====================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                           Required          
Instance                                                                Reference     Type           Pin         Net                       Time         Slack
                                                                        Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc       System        FD1P3DX        D           parity_calc_5             9.789        5.445
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         System        FD1P3BX        D           tm_crc_7[0]               9.789        5.968
top_reveal_coretop_instance.jtagconn16_inst_0                           System        jtagconn16     er2_tdo     er2_tdo[0]                10.000       6.522
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[9]      System        FD1P3DX        D           tm_rd_addr_cntr_s[9]      9.789        6.761
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[10]     System        FD1P3DX        D           tm_rd_addr_cntr_s[10]     9.789        6.761
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[7]      System        FD1P3DX        D           tm_rd_addr_cntr_s[7]      9.789        6.821
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[8]      System        FD1P3DX        D           tm_rd_addr_cntr_s[8]      9.789        6.821
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[5]      System        FD1P3DX        D           tm_rd_addr_cntr_s[5]      9.789        6.880
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[6]      System        FD1P3DX        D           tm_rd_addr_cntr_s[6]      9.789        6.880
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]      System        FD1P3DX        D           tm_rd_addr_cntr_s[3]      9.789        6.939
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                        Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                     Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       A        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       Z        Out     0.523     1.799       -         
un21_jtdo                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       D        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       Z        Out     0.523     2.322       -         
un1_jtdo_3                                                                     Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       C        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       Z        Out     0.523     2.845       -         
jtdo_iv_3                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       A        In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z        Out     0.633     3.478       -         
jtdo                                                                           Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z        Out     0.523     4.001       -         
parity_calc_2_m                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C        In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z        Out     0.343     4.344       -         
parity_calc_5                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D        In      0.000     4.344       -         
===============================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin        Pin               Arrival     No. of    
Name                                                                           Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                      Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                     Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       A          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                ORCALUT4       Z          Out     0.523     1.799       -         
un21_jtdo                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       D          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3               ORCALUT4       Z          Out     0.523     2.322       -         
un1_jtdo_3                                                                     Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       C          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                ORCALUT4       Z          Out     0.523     2.845       -         
jtdo_iv_3                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       A          In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z          Out     0.633     3.478       -         
jtdo                                                                           Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z          Out     0.523     4.001       -         
parity_calc_2_m                                                                Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C          In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z          Out     0.343     4.344       -         
parity_calc_5                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D          In      0.000     4.344       -         
=================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                       Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       A        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       Z        Out     0.523     1.799       -         
un21_jtdo                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       D        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       Z        Out     0.523     2.322       -         
un1_jtdo_3                                                                       Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       C        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       Z        Out     0.523     2.845       -         
jtdo_iv_3                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       A        In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z        Out     0.633     3.478       -         
jtdo                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z        Out     0.523     4.001       -         
parity_calc_4_m                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D        In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z        Out     0.343     4.344       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.344       -         
=================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.344
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.445

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                        Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                       Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       A          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo                  ORCALUT4       Z          Out     0.523     1.799       -         
un21_jtdo                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       D          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3                 ORCALUT4       Z          Out     0.523     2.322       -         
un1_jtdo_3                                                                       Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       C          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3                  ORCALUT4       Z          Out     0.523     2.845       -         
jtdo_iv_3                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       A          In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z          Out     0.633     3.478       -         
jtdo                                                                             Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z          Out     0.523     4.001       -         
parity_calc_4_m                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D          In      0.000     4.001       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z          Out     0.343     4.344       -         
parity_calc_5                                                                    Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     4.344       -         
===================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                        Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                     Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       Z        Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                         Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       B        In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       Z        Out     0.523     1.754       -         
jtdo_iv_0                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       B        In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z        Out     0.523     2.277       -         
jtdo_iv_1                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A        In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z        Out     0.523     2.800       -         
jtdo_iv_4                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B        In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z        Out     0.633     3.433       -         
jtdo                                                                           Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C        In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z        Out     0.523     3.956       -         
parity_calc_2_m                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C        In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z        Out     0.343     4.299       -         
parity_calc_5                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D        In      0.000     4.299       -         
===============================================================================================================================================


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin        Pin               Arrival     No. of    
Name                                                                           Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                      Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                     Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO            ORCALUT4       Z          Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                         Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       B          In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                ORCALUT4       Z          Out     0.523     1.754       -         
jtdo_iv_0                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       B          In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z          Out     0.523     2.277       -         
jtdo_iv_1                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A          In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z          Out     0.523     2.800       -         
jtdo_iv_4                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B          In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z          Out     0.633     3.433       -         
jtdo                                                                           Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C          In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z          Out     0.523     3.956       -         
parity_calc_2_m                                                                Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C          In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z          Out     0.343     4.299       -         
parity_calc_5                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D          In      0.000     4.299       -         
=================================================================================================================================================


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                       Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       Z        Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                           Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       B        In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       Z        Out     0.523     1.754       -         
jtdo_iv_0                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       B        In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z        Out     0.523     2.277       -         
jtdo_iv_1                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A        In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z        Out     0.523     2.800       -         
jtdo_iv_4                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B        In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z        Out     0.633     3.433       -         
jtdo                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C        In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z        Out     0.523     3.956       -         
parity_calc_4_m                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D        In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z        Out     0.343     4.299       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     4.299       -         
=================================================================================================================================================


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      4.299
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.490

    Number of logic level(s):                8
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                        Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                       Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO              ORCALUT4       Z          Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                           Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       B          In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                  ORCALUT4       Z          Out     0.523     1.754       -         
jtdo_iv_0                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       B          In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z          Out     0.523     2.277       -         
jtdo_iv_1                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A          In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z          Out     0.523     2.800       -         
jtdo_iv_4                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B          In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z          Out     0.633     3.433       -         
jtdo                                                                             Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C          In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z          Out     0.523     3.956       -         
parity_calc_4_m                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D          In      0.000     3.956       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z          Out     0.343     4.299       -         
parity_calc_5                                                                    Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     4.299       -         
===================================================================================================================================================


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                        Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                     Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       D        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z        Out     0.523     1.799       -         
jtdo_iv_1                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z        Out     0.523     2.322       -         
jtdo_iv_4                                                                      Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z        Out     0.633     2.955       -         
jtdo                                                                           Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C        In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z        Out     0.523     3.478       -         
parity_calc_2_m                                                                Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z        Out     0.343     3.821       -         
parity_calc_5                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D        In      0.000     3.821       -         
===============================================================================================================================================


Path information for path number 10: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                    Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                 Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                              Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       A        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       Z        Out     0.523     1.799       -         
un21_jtdo                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       D        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       Z        Out     0.523     2.322       -         
un1_jtdo_3                                                              Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       C        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       Z        Out     0.523     2.845       -         
jtdo_iv_3                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       A        In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z        Out     0.633     3.478       -         
jtdo                                                                    Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z        Out     0.343     3.821       -         
tm_crc_7[0]                                                             Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D        In      0.000     3.821       -         
========================================================================================================================================


Path information for path number 11: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin        Pin               Arrival     No. of    
Name                                                                           Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                  jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                      Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21            ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                     Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                 ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                       Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       D          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                ORCALUT4       Z          Out     0.523     1.799       -         
jtdo_iv_1                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       A          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                ORCALUT4       Z          Out     0.523     2.322       -         
jtdo_iv_4                                                                      Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       B          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                  ORCALUT4       Z          Out     0.633     2.955       -         
jtdo                                                                           Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       C          In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO     ORCALUT4       Z          Out     0.523     3.478       -         
parity_calc_2_m                                                                Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       C          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv         ORCALUT4       Z          Out     0.343     3.821       -         
parity_calc_5                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX        D          In      0.000     3.821       -         
=================================================================================================================================================


Path information for path number 12: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin        Pin               Arrival     No. of    
Name                                                                    Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                               Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                              Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo          ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       A          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un21_jtdo         ORCALUT4       Z          Out     0.523     1.799       -         
un21_jtdo                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       D          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un1_jtdo_3        ORCALUT4       Z          Out     0.523     2.322       -         
un1_jtdo_3                                                              Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       C          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_3         ORCALUT4       Z          Out     0.523     2.845       -         
jtdo_iv_3                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       A          In      0.000     2.845       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z          Out     0.633     3.478       -         
jtdo                                                                    Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z          Out     0.343     3.821       -         
tm_crc_7[0]                                                             Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D          In      0.000     3.821       -         
==========================================================================================================================================


Path information for path number 13: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                                       Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z        Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       D        In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z        Out     0.523     1.799       -         
jtdo_iv_1                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A        In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z        Out     0.523     2.322       -         
jtdo_iv_4                                                                        Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B        In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z        Out     0.633     2.955       -         
jtdo                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C        In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z        Out     0.523     3.478       -         
parity_calc_4_m                                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D        In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z        Out     0.343     3.821       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     3.821       -         
=================================================================================================================================================


Path information for path number 14: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.821
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.968

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin        Pin               Arrival     No. of    
Name                                                                             Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                        Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21              ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                                       Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.un6_jtdo                   ORCALUT4       Z          Out     0.568     1.276       -         
un6_jtdo                                                                         Net            -          -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       D          In      0.000     1.276       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                  ORCALUT4       Z          Out     0.523     1.799       -         
jtdo_iv_1                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       A          In      0.000     1.799       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                  ORCALUT4       Z          Out     0.523     2.322       -         
jtdo_iv_4                                                                        Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       B          In      0.000     2.322       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                    ORCALUT4       Z          Out     0.633     2.955       -         
jtdo                                                                             Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       C          In      0.000     2.955       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0     ORCALUT4       Z          Out     0.523     3.478       -         
parity_calc_4_m                                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       D          In      0.000     3.478       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv           ORCALUT4       Z          Out     0.343     3.821       -         
parity_calc_5                                                                    Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D          In      0.000     3.821       -         
===================================================================================================================================================


Path information for path number 15: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.013

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin      Pin               Arrival     No. of    
Name                                                                    Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                 Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z        Out     0.708     0.708       -         
capture_dr                                                              Net            -        -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       B        In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       Z        Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                  Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       B        In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       Z        Out     0.523     1.754       -         
jtdo_iv_0                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       B        In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       Z        Out     0.523     2.277       -         
jtdo_iv_1                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       A        In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       Z        Out     0.523     2.800       -         
jtdo_iv_4                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       B        In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z        Out     0.633     3.433       -         
jtdo                                                                    Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B        In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z        Out     0.343     3.776       -         
tm_crc_7[0]                                                             Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D        In      0.000     3.776       -         
========================================================================================================================================


Path information for path number 16: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.013

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                         Pin        Pin               Arrival     No. of    
Name                                                                    Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                           jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                               Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       B          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jce2_RNI8QF21     ORCALUT4       Z          Out     0.708     0.708       -         
capture_dr                                                              Net            -          -       -         -           17        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       B          In      0.000     0.708       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0_RNO     ORCALUT4       Z          Out     0.523     1.231       -         
shift_reg_tr_dout_m[0]                                                  Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       B          In      0.000     1.231       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0         ORCALUT4       Z          Out     0.523     1.754       -         
jtdo_iv_0                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       B          In      0.000     1.754       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1         ORCALUT4       Z          Out     0.523     2.277       -         
jtdo_iv_1                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       A          In      0.000     2.277       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4         ORCALUT4       Z          Out     0.523     2.800       -         
jtdo_iv_4                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       B          In      0.000     2.800       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv           ORCALUT4       Z          Out     0.633     3.433       -         
jtdo                                                                    Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       B          In      0.000     3.433       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc_7[0]       ORCALUT4       Z          Out     0.343     3.776       -         
tm_crc_7[0]                                                             Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]         FD1P3BX        D          In      0.000     3.776       -         
==========================================================================================================================================


Path information for path number 17: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                            Net            -             -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -             -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C             In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z             Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B             In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z             Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A             In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z             Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B             In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z             Out     0.633     2.870       -         
jtdo                                                                                    Net            -             -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       C             In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       Z             Out     0.523     3.393       -         
parity_calc_2_m                                                                         Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       C             In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z             Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D             In      0.000     3.736       -         
=============================================================================================================================================================


Path information for path number 18: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                    Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                                 Net            -        -       -         -           11        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z        Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -        -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C        In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z        Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B        In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z        Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A        In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z        Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B        In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z        Out     0.633     2.870       -         
jtdo                                                                                    Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       C        In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       Z        Out     0.523     3.393       -         
parity_calc_2_m                                                                         Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       C        In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z        Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D        In      0.000     3.736       -         
========================================================================================================================================================


Path information for path number 19: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin        Pin               Arrival     No. of    
Name                                                                                    Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     jshift     Out     0.000     0.000       -         
jshift[0]                                                                               Net            -          -       -         -           27        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       C          In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z          Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -          -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C          In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z          Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B          In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z          Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A          In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z          Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B          In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z          Out     0.633     2.870       -         
jtdo                                                                                    Net            -          -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       C          In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO              ORCALUT4       Z          Out     0.523     3.393       -         
parity_calc_2_m                                                                         Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       C          In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z          Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -          -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D          In      0.000     3.736       -         
==========================================================================================================================================================


Path information for path number 20: 
      Requested Period:                      10.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.789

    - Propagation time:                      3.736
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.053

    Number of logic level(s):                7
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                           jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                            Net            -             -       -         -           53        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.668     0.668       -         
tr_dout_bit_cnt_0_sqmuxa                                                                Net            -             -       -         -           7         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       C             In      0.000     0.668       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_0                         ORCALUT4       Z             Out     0.523     1.191       -         
jtdo_iv_0                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       B             In      0.000     1.191       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_1                         ORCALUT4       Z             Out     0.523     1.714       -         
jtdo_iv_1                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       A             In      0.000     1.714       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_4                         ORCALUT4       Z             Out     0.523     2.237       -         
jtdo_iv_4                                                                               Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       B             In      0.000     2.237       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv                           ORCALUT4       Z             Out     0.633     2.870       -         
jtdo                                                                                    Net            -             -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0            ORCALUT4       C             In      0.000     2.870       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_RNO_0            ORCALUT4       Z             Out     0.523     3.393       -         
parity_calc_4_m                                                                         Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       D             In      0.000     3.393       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv                  ORCALUT4       Z             Out     0.343     3.736       -         
parity_calc_5                                                                           Net            -             -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D             In      0.000     3.736       -         
=============================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 175MB)

---------------------------------------
Resource Usage Report
Part: lfe5um_85f-8

Register bits: 573 of 83640 (1%)
PIC Latch:       0
I/O cells:       44


Details:
CCU2C:          117
EHXPLLL:        1
FD1P3AX:        38
FD1P3BX:        33
FD1P3DX:        309
FD1S3AX:        94
FD1S3BX:        5
FD1S3DX:        67
GSR:            1
IB:             1
INV:            28
L6MUX21:        3
OB:             42
OBZ:            1
OFS1P3DX:       27
ORCALUT4:       742
PFUMX:          24
PUR:            1
VHI:            18
VLO:            17
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 36MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sun Apr 26 13:20:40 2020

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "/opt/lscc/diamond/3.11_x64/module" -ic reveal -nopropwarn -l "ECP5UM" -d LFE5UM-85F -path "/home/andy/Downloads/tmp/colorbar_gen/colorbar" -path "/home/andy/Downloads/tmp/colorbar_gen"   "/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar.edi" "colorbar_colorbar.ngo"   
edif2ngd:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to colorbar_colorbar.ngo...

Generating edif netlist for IP cell pmi_ram_dpEbnonesadr138138p1318ea98.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:20:40 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 8 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr138138p1318ea98 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr138138p1318ea98
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[2:0], RdAddress[2:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr138138p1318ea98.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr138138p1318ea98.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr138138p1318ea98.ngo...

Generating edif netlist for IP cell pmi_distributed_dpramEbnoner238pb3f19a6.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:20:41 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramEbnoner238pb3f19a6 -pmi 
    Circuit name     : pmi_distributed_dpramEbnoner238pb3f19a6
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 3
    Data width       : 2
    Ports            : 
	Inputs       : WrAddress[2:0], Data[1:0], WrClock, WE, WrClockEn, RdAddress[2:0], RdClock, RdClockEn, Reset
	Outputs      : Q[1:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpramEbnoner238pb3f19a6.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpramEbnoner238pb3f19a6.srp
    Estimated Resource Usage:
            LUT : 1
           DRAM : 1
            Reg : 2

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpramEbnoner238pb3f19a6.ngo...

Generating edif netlist for IP cell pmi_distributed_dpramEbnoner238pb3f19a6_0.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:20:41 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramEbnoner238pb3f19a6_0 -pmi 
    Circuit name     : pmi_distributed_dpramEbnoner238pb3f19a6_0
    Module type      : sdpram
    Module Version   : 3.9
    Address width    : 3
    Data width       : 2
    Ports            : 
	Inputs       : WrAddress[2:0], Data[1:0], WrClock, WE, WrClockEn, RdAddress[2:0], RdClock, RdClockEn, Reset
	Outputs      : Q[1:0]
    I/O buffer       : not inserted
    Clock edge       : rising edge
    EDIF output      : pmi_distributed_dpramEbnoner238pb3f19a6_0.edn
    Bus notation     : big endian
    Report output    : pmi_distributed_dpramEbnoner238pb3f19a6_0.srp
    Estimated Resource Usage:
            LUT : 1
           DRAM : 1
            Reg : 2

END   SCUBA Module Synthesis
Writing the design to pmi_distributed_dpramEbnoner238pb3f19a6_0.ngo...

Generating edif netlist for IP cell pmi_ram_dpEbnonesadr1311204813112048p13bb8aef.edn

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:20:41 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lscc/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch sa5p00m -type bram -wp 10 -rp 0011 -data_width 13 -num_rows 2048 -rdata_width 13 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr1311204813112048p13bb8aef -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr1311204813112048p13bb8aef
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[10:0], RdAddress[10:0], Data[12:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[12:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr1311204813112048p13bb8aef.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr1311204813112048p13bb8aef.srp
    Estimated Resource Usage:
            EBR : 2

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr1311204813112048p13bb8aef.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 45 MB


ngdbuild  -a "ECP5UM" -d LFE5UM-85F  -p "/opt/lscc/diamond/3.11_x64/ispfpga/sa5p00m/data"  -p "/home/andy/Downloads/tmp/colorbar_gen/colorbar" -p "/home/andy/Downloads/tmp/colorbar_gen" -p "/home/andy/Downloads/tmp/colorbar_gen/colorbar/reveal_workspace/test"  "colorbar_colorbar.ngo" "colorbar_colorbar.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'colorbar_colorbar.ngo' ...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design '/home/andy/Downloads/tmp/colorbar_gen/colorbar/pmi_ram_dpEbnonesadr138138p1318ea98.ngo'...
Loading NGO design '/home/andy/Downloads/tmp/colorbar_gen/colorbar/pmi_distributed_dpramEbnoner238pb3f19a6.ngo'...
Loading NGO design '/home/andy/Downloads/tmp/colorbar_gen/colorbar/pmi_distributed_dpramEbnoner238pb3f19a6_0.ngo'...
Loading NGO design '/home/andy/Downloads/tmp/colorbar_gen/colorbar/pmi_ram_dpEbnonesadr1311204813112048p13bb8aef.ngo'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/opt/lscc/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/opt/lscc/diamond/3.11_x64/ispfpga/sa5p00m/data/sa5phub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_0[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_1[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/VCC" arg2="top_reveal_coretop_instance/top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/GND" arg2="top_reveal_coretop_instance/top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trace_dout_1st_bit" arg2="top_reveal_coretop_instance/top_la0_inst_0/trace_dout_1st_bit"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/ren_jtck" arg2="top_reveal_coretop_instance/top_la0_inst_0/ren_jtck"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="hdmi_i2c_top_inst/VCC" arg2="hdmi_i2c_top_inst/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="hdmi_i2c_top_inst/config_done" arg2="hdmi_i2c_top_inst/config_done"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="hdmi_i2c_top_inst/GND" arg2="hdmi_i2c_top_inst/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_colorbar_gen/rstn_cnt_s_0_COUT[7]" arg2="u_colorbar_gen/rstn_cnt_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_colorbar_gen/rstn_cnt_s[7]" arg2="u_colorbar_gen/rstn_cnt_s[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_colorbar_gen/rstn_cnt_s_0_S1[7]" arg2="u_colorbar_gen/rstn_cnt_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/tdoa" arg2="sa5phub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/cdn" arg2="sa5phub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/ip_enable[15]" arg2="sa5phub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u_1" arg2="sa5phub/genblk8.un1_jtagg_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u" arg2="sa5phub/genblk8.un1_jtagg_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="21"  />

Design Results:
   1590 blocks expanded
Complete the first expansion.
Writing 'colorbar_colorbar.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 88 MB


map -a "ECP5UM" -p LFE5UM-85F -t CABGA756 -s 8 -oc Commercial   "colorbar_colorbar.ngd" -o "colorbar_colorbar_map.ncd" -pr "colorbar_colorbar.prf" -mp "colorbar_colorbar.mrp" -lpf "/home/andy/Downloads/tmp/colorbar_gen/colorbar/colorbar_colorbar_synplify.lpf" -lpf "/home/andy/Downloads/tmp/colorbar_gen/colorbar.lpf"            
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: colorbar_colorbar.ngd
   Picdevice="LFE5UM-85F"

   Pictype="CABGA756"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5UM-85FCABGA756, Performance used: 8.

Loading device for application map from file 'sa5p85m.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    625 out of 84735 (1%)
      PFU registers:          598 out of 83640 (1%)
      PIO registers:           27 out of  1095 (2%)
   Number of SLICEs:       679 out of 41820 (2%)
      SLICEs as Logic/ROM:    673 out of 41820 (2%)
      SLICEs as RAM:            6 out of 31365 (0%)
      SLICEs as Carry:        120 out of 41820 (0%)
   Number of LUT4s:        1016 out of 83640 (1%)
      Number used as logic LUTs:        764
      Number used as distributed RAM:    12
      Number used as ripple logic:      240
      Number used as shift registers:     0
   Number of PIO sites used: 44 out of 365 (12%)
   Number of block RAMs:  3 out of 208 (1%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  0 out of 2 (0%)
   Number of DCU Channels:  0 out of 4 (0%)
   Number of EXTREFs:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  3
     Net clk_in_c: 37 loads, 37 rising, 0 falling (Driver: PIO clk_in )
     Net w_pixclk: 206 loads, 206 rising, 0 falling (Driver: u_pll_sensor_clk/PLLInst_0 )
     Net jtaghub16_jtck: 166 loads, 0 rising, 166 falling (Driver: sa5phub/genblk8.jtagg_u )
   Number of Clock Enables:  69
     Net hdmi_i2c_top_inst/hdmi_i2c_core_inst/cnt_bite: 2 loads, 2 LSLICEs
     Net hdmi_i2c_top_inst/hdmi_i2c_core_inst/N_154_i: 1 loads, 1 LSLICEs
     Net hdmi_i2c_top_inst/hdmi_i2c_core_inst/un1_i2c_cs_8_0_0: 1 loads, 1 LSLICEs
     Net hdmi_i2c_top_inst/hdmi_i2c_core_inst/un1_i2c_cs_7_0_0: 1 loads, 1 LSLICEs
     Net hdmi_i2c_top_inst/hdmi_i2c_core_inst/un1_data_buf32_0_i_a3: 4 loads, 4 LSLICEs
     Net hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_82_i: 1 loads, 1 LSLICEs
     Net hdmi_i2c_top_inst/hdmi_i2c_ctrl_inst/N_24_i: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_1/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_1/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_1/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_2/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_2/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_2/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 29 loads, 29 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/N_92_i: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/tt_prog_active_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/num_then_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_1/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/N_92_i: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/tt_wr_bit_cntr_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/tt_prog_active_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/num_then_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_2/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_54: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un3_jupdate_early_i_o2_RNIBL8B1: 11 loads, 11 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnte: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnte: 12 loads, 12 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_56: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_542_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_566_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_533_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_506_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/un1_rd_dout_tm51_i: 7 loads, 7 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntre: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_541_i: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net sa5phub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net sa5phub/N_5_i: 10 loads, 10 LSLICEs
   Number of LSRs:  2
     Net top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n: 133 loads, 129 LSLICEs
     Net jtaghub16_jrstn: 162 loads, 162 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 166 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n: 133 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[0]: 60 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[2]: 53 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[1]: 49 loads
     Net jtaghub16_ip_enable0: 48 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jshift_d1: 47 loads
     Net jtaghub16_jshift: 43 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[9]: 39 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[12]: 34 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 470 MB

Dumping design to file colorbar_colorbar_map.ncd.

mpartrce -p "colorbar_colorbar.p2t" -f "colorbar_colorbar.p3t" -tf "colorbar_colorbar.pt" "colorbar_colorbar_map.ncd" "colorbar_colorbar.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "colorbar_colorbar_map.ncd"
Sun Apr 26 13:20:42 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/andy/Downloads/tmp/colorbar_gen/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF colorbar_colorbar_map.ncd colorbar_colorbar.dir/5_1.ncd colorbar_colorbar.prf
Preference file: colorbar_colorbar.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file colorbar_colorbar_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-85F
Package:     CABGA756
Performance: 8
Loading device for application par from file 'sa5p85m.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      44/365          12% used
                     44/365          12% bonded
   IOLOGIC           27/365           7% used

   SLICE            679/41820         1% used

   JTAG               1/1           100% used
   EBR                3/208           1% used
   PLL                1/4            25% used


24 potential circuit loops found in timing analysis.
Number of Signals: 1706
Number of Connections: 4862

Pin Constraint Summary:
   43 out of 44 pins locked (97% locked).

The following 4 signals are selected to use the primary clock routing resources:
    w_pixclk (driver: u_pll_sensor_clk/PLLInst_0, clk/ce/sr load #: 206/0/0)
    jtaghub16_jtck (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 166/0/0)
    clk_in_c (driver: clk_in, clk/ce/sr load #: 37/0/0)
    u_pll_sensor_clk/GND (driver: u_pll_sensor_clk/SLICE_634, clk/ce/sr load #: 1/0/0)


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
....................
Placer score = 901198.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  713149
Finished Placer Phase 2.  REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 12 (8%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "w_pixclk" from CLKOP on comp "u_pll_sensor_clk/PLLInst_0" on PLL site "PLL_TL0", CLK/CE/SR load = 1
  PRIMARY "u_pll_sensor_clk/GND" from F0 on comp "u_pll_sensor_clk/SLICE_634" on site "R59C67A", CLK/CE/SR load = 1

  PRIMARY  : 2 out of 16 (12%)

Quadrant TR Clocks:
  PRIMARY "w_pixclk" from CLKOP on comp "u_pll_sensor_clk/PLLInst_0" on PLL site "PLL_TL0", CLK/CE/SR load = 46
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 11

  PRIMARY  : 2 out of 16 (12%)

Quadrant BL Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 5

  PRIMARY  : 1 out of 16 (6%)

Quadrant BR Clocks:
  PRIMARY "w_pixclk" from CLKOP on comp "u_pll_sensor_clk/PLLInst_0" on PLL site "PLL_TL0", CLK/CE/SR load = 159
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 150
  PRIMARY "clk_in_c" from comp "clk_in" on CLK_PIN site "E17 (PT69A)", CLK/CE/SR load = 37

  PRIMARY  : 3 out of 16 (18%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   44 out of 365 (12.1%) PIO sites used.
   44 out of 365 (12.1%) bonded PIO sites used.
   Number of PIO comps: 44; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 1 / 56 (  1%)  | 3.3V       | -          | -          |
| 1        | 9 / 48 ( 18%)  | 3.3V       | -          | -          |
| 2        | 0 / 48 (  0%)  | -          | -          | -          |
| 3        | 32 / 64 ( 50%) | 3.3V       | -          | -          |
| 4        | 0 / 24 (  0%)  | -          | -          | -          |
| 6        | 0 / 64 (  0%)  | -          | -          | -          |
| 7        | 0 / 48 (  0%)  | -          | -          | -          |
| 8        | 2 / 13 ( 15%)  | 2.5V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 10 secs 

Dumping design to file colorbar_colorbar.dir/5_1.ncd.

24 potential circuit loops found in timing analysis.
0 connections routed; 4862 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 19 secs 

Start NBR router at Sun Apr 26 13:21:01 CST 2020

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

24 potential circuit loops found in timing analysis.
Start NBR special constraint process at Sun Apr 26 13:21:01 CST 2020

Start NBR section for initial routing at Sun Apr 26 13:21:01 CST 2020
Level 1, iteration 1
37(0.00%) conflicts; 3867(79.54%) untouched conns; 276965 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.249ns/-276.965ns; real time: 19 secs 
Level 2, iteration 1
27(0.00%) conflicts; 3737(76.86%) untouched conns; 277710 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.239ns/-277.710ns; real time: 20 secs 
Level 3, iteration 1
26(0.00%) conflicts; 3261(67.07%) untouched conns; 280628 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.273ns/-280.628ns; real time: 20 secs 
Level 4, iteration 1
254(0.01%) conflicts; 0(0.00%) untouched conn; 290941 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.379ns/-290.941ns; real time: 20 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Sun Apr 26 13:21:02 CST 2020
Level 1, iteration 1
20(0.00%) conflicts; 469(9.65%) untouched conns; 279492 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.269ns/-279.492ns; real time: 20 secs 
Level 4, iteration 1
172(0.00%) conflicts; 0(0.00%) untouched conn; 284797 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.282ns/-284.797ns; real time: 21 secs 
Level 4, iteration 2
99(0.00%) conflicts; 0(0.00%) untouched conn; 287129 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.291ns/-287.129ns; real time: 21 secs 
Level 4, iteration 3
49(0.00%) conflicts; 0(0.00%) untouched conn; 284320 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.263ns/-284.320ns; real time: 21 secs 
Level 4, iteration 4
21(0.00%) conflicts; 0(0.00%) untouched conn; 284320 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.263ns/-284.320ns; real time: 21 secs 
Level 4, iteration 5
17(0.00%) conflicts; 0(0.00%) untouched conn; 285847 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.279ns/-285.848ns; real time: 21 secs 
Level 4, iteration 6
12(0.00%) conflicts; 0(0.00%) untouched conn; 285847 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.279ns/-285.848ns; real time: 21 secs 
Level 4, iteration 7
6(0.00%) conflicts; 0(0.00%) untouched conn; 298375 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.442ns/-298.375ns; real time: 21 secs 
Level 4, iteration 8
5(0.00%) conflicts; 0(0.00%) untouched conn; 298375 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.442ns/-298.375ns; real time: 21 secs 
Level 4, iteration 9
5(0.00%) conflicts; 0(0.00%) untouched conn; 299589 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.454ns/-299.589ns; real time: 21 secs 
Level 4, iteration 10
3(0.00%) conflicts; 0(0.00%) untouched conn; 299589 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.454ns/-299.589ns; real time: 21 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 301408 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.455ns/-301.408ns; real time: 21 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 301408 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.455ns/-301.408ns; real time: 21 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 301408 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.455ns/-301.408ns; real time: 21 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 301408 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.455ns/-301.408ns; real time: 21 secs 
Level 4, iteration 15
0(0.00%) conflict; 0(0.00%) untouched conn; 309581 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.578ns/-309.582ns; real time: 21 secs 

Start NBR section for performance tuning (iteration 1) at Sun Apr 26 13:21:03 CST 2020
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 291185 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.306ns/-291.185ns; real time: 22 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 291846 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.306ns/-291.846ns; real time: 22 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 300978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.455ns/-300.978ns; real time: 22 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 300978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.455ns/-300.978ns; real time: 22 secs 

Start NBR section for performance tuning (iteration 2) at Sun Apr 26 13:21:04 CST 2020
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 310375 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.578ns/-310.376ns; real time: 22 secs 

Start NBR section for re-routing at Sun Apr 26 13:21:04 CST 2020
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 310375 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.578ns/-310.376ns; real time: 22 secs 

Start NBR section for post-routing at Sun Apr 26 13:21:04 CST 2020
24 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 111 (2.28%)
  Estimated worst slack<setup> : -3.578ns
  Timing score<setup> : 13731460
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



24 potential circuit loops found in timing analysis.
24 potential circuit loops found in timing analysis.
24 potential circuit loops found in timing analysis.
Total CPU time 22 secs 
Total REAL time: 23 secs 
Completely routed.
End of route.  4862 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 13731460 

Dumping design to file colorbar_colorbar.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -3.578
PAR_SUMMARY::Timing score<setup/<ns>> = 13731.460
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.175
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 23 secs 
Total REAL time to completion: 24 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "colorbar_colorbar.pt" -o "colorbar_colorbar.twr" "colorbar_colorbar.ncd" "colorbar_colorbar.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file colorbar_colorbar.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-85F
Package:     CABGA756
Performance: 8
Loading device for application trce from file 'sa5p85m.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:21:08 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o colorbar_colorbar.twr -gui -msgset /home/andy/Downloads/tmp/colorbar_gen/promote.xml colorbar_colorbar.ncd colorbar_colorbar.prf 
Design file:     colorbar_colorbar.ncd
Preference file: colorbar_colorbar.prf
Device,speed:    LFE5UM-85F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

24 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 13731460
Cumulative negative slack: 13731460

Constraints cover 665097 paths, 12 nets, and 4593 connections (94.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Sun Apr 26 13:21:08 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o colorbar_colorbar.twr -gui -msgset /home/andy/Downloads/tmp/colorbar_gen/promote.xml colorbar_colorbar.ncd colorbar_colorbar.prf 
Design file:     colorbar_colorbar.ncd
Preference file: colorbar_colorbar.prf
Device,speed:    LFE5UM-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

24 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 665097 paths, 12 nets, and 4593 connections (94.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 13731460 (setup), 0 (hold)
Cumulative negative slack: 13731460 (13731460+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 504 MB


tmcheck -par "colorbar_colorbar.par" 

bitgen -w "colorbar_colorbar.ncd" -f "colorbar_colorbar.t2b" -e -s "/home/andy/Downloads/tmp/colorbar_gen/colorbar.sec" -k "/home/andy/Downloads/tmp/colorbar_gen/colorbar.bek" "colorbar_colorbar.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file colorbar_colorbar.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-85F
Package:     CABGA756
Performance: 8
Loading device for application Bitgen from file 'sa5p85m.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from colorbar_colorbar.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "colorbar_colorbar.bit".
Total CPU Time: 7 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 808 MB
