============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:49:24 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6330 ps) Late External Delay Assertion at pin out_index[6]
          Group: reg2out
     Startpoint: (R) indices_idx_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) out_index[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1620                  
             Slack:=    6330                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_45_1 

#--------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                                   (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  indices_idx_reg[0]/CK -       -     R     (arrival)            4     0     0       0 
  indices_idx_reg[0]/Q  -       CK->Q R     DFFRPQ_X1M_A9TL      5   238   396     396 
  g622__1705/Y          -       BN->Y R     NOR2XB_X2M_A9TL      7   288   308     704 
  g602__2883/Y          -       A1->Y F     AOI22_X1M_A9TL       1   137   164     868 
  g588__8246/Y          -       A->Y  F     AND2_X1M_A9TL        4   132   199    1067 
  g583__3680/Y          -       C->Y  F     AND3_X1M_A9TL        3    98   203    1270 
  g582__6783/Y          -       A->Y  R     NAND3_X1M_A9TL       2   230   162    1433 
  g578__6260/Y          -       A->Y  R     XOR2_X0P7M_A9TL      1   286   188    1620 
  out_index[6]          -       -     R     (port)               -     -     0    1620 
#--------------------------------------------------------------------------------------

