Command: vcs -timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/linux64/novas.tab \
/usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/linux64/pli.a -v ../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v \
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v ../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v \
../03_GATE/TSMC40/sc9_cln40g_base_hvt_udp.v ../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v \
../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v +define+GATE +neg_tchk
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Thu Jul 24 18:22:22 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.v'.
Back to file 'TESTBED.v'.
Parsing included file 'FFT_SYN.v'.
Back to file 'TESTBED.v'.
Parsing design file '../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v'
Parsing design file '../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v'
Parsing design file '../03_GATE/TSMC40/sc9_cln40g_base_hvt_udp.v'
Parsing design file '../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v'

Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 3: token is 'udp_dffr3'
  primitive udp_dffr3 (out, st1, st0, ck, clr_, set_, retn, pwr, pwrg);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 38: token is 'udp_tlat'
  primitive udp_tlat (out, in, hold, clr_, set_, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 63: token is 'udp_lcg'
  primitive udp_lcg(out, e, mgclk, ovrd, NOT);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 86: token is 
  'udp_tlatrf2_PWR'
  primitive udp_tlatrf2_PWR (out, in1, w1w, in2, w2w, VDD, VSS, NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 123: token is 
  'udp_tlat_retpwr'
  primitive udp_tlat_retpwr (out, VDD, VSS, in, hold, clr_, set_, NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 152: token is 
  'udp_lv_pp_or_vdd_vss'
  primitive udp_lv_pp_or_vdd_vss (y, a, b, vdd, vss);
                                ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 166: token is 
  'udp_rslat_out_'
  primitive udp_rslat_out_ (out_, r, s, NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 190: token is 'udp_sedfft'
  primitive udp_sedfft (out, in, clk, clr_, si, se, en, NOTIFIER);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 240: token is 'udp_or_pp'
  primitive udp_or_pp (y, a, b, vdd, vss);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 256: token is 'udp_jkff'
  primitive udp_jkff (out, j, k, clk, clr_, set_, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 291: token is 'udp_bmx'
  primitive udp_bmx (out, x2, a, s, m1, m0);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 317: token is 'udp_sedff'
  primitive udp_sedff (out, in, clk, clr_, si, se, en, NOTIFIER);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 371: token is 'udp_mux2'
  primitive udp_mux2 (out, in0, in1, sel);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 390: token is 'udp_sedffsr'
  primitive udp_sedffsr (out, in, clk, clr_, set_, si, se, en, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 453: token is 'udp_mux4'
  primitive udp_mux4 (out, in0, in1, in2, in3, sel_0, sel_1);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 484: token is 'udp_retn_pwr'
  primitive udp_retn_pwr (out, VDD, VSS, n2, n4, clk, xRN, xSN);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 511: token is 
  'udp_rslat_out_PWR'
  primitive udp_rslat_out_PWR (out, r, s, VDD, VSS, NOTIFIER);
                             ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 537: token is 
  'udp_o2lvluu_pp_or_vddi_vdd_vss'
  primitive udp_o2lvluu_pp_or_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 550: token is 'udp_ph2p'
  primitive udp_ph2p (LOUT, CLK1, CLK2, DATA1, DATA2, SET, RESET);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 594: token is 'udp_mux'
  primitive udp_mux (out, in, s_in, s_sel);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 612: token is 'udp_buf_pp'
  primitive udp_buf_pp (y, a, vddg, vssg);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 625: token is 
  'udp_lv_pp_vddi_vdd_vss'
  primitive udp_lv_pp_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                  ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 640: token is 'udp_tlatrf2'
  primitive udp_tlatrf2 (out, in1, w1w, in2, w2w, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 675: token is 
  'udp_tlatrf_PWR'
  primitive udp_tlatrf_PWR (out, in, ww, wwn, VDD, VSS, NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 703: token is 'udp_dff_PWR'
  primitive udp_dff_PWR (out, in, clk, clr_, set_, VDD, VSS, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 732: token is 
  'udp_a2lvluu_pp_vddi_vdd_vss'
  primitive udp_a2lvluu_pp_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 746: token is 'udp_edff_PWR'
  primitive udp_edff_PWR (out, in, clk, clr_, set_, en, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 782: token is 'udp_tlat_pwr'
  primitive udp_tlat_pwr (out, VDD, VSS, in, hold, clr_, set_, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 812: token is 'udp_outrf'
  primitive udp_outrf (out, in, rwn, rw);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 830: token is 'udp_and_pp'
  primitive udp_and_pp (y, a, b, vdd, vss);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 845: token is 'udp_dffr2'
  primitive udp_dffr2 (out, d, ck, clr_, set_, pwr, notifier);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 886: token is 'udp_dffr4'
  primitive udp_dffr4 (out, st1, st0, ck, retn);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 904: token is 'udp_xprop'
  primitive udp_xprop (DOUT, DIN, NOTIFIER, RESET);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 926: token is 
  'udp_lv_pp_vdd_vss'
  primitive udp_lv_pp_vdd_vss (y, a, b, vdd, vss);
                             ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 939: token is 'udp_ph1p'
  primitive udp_ph1p (LOUT, CLK, DATA, SET, RESET);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 968: token is 'udp_dffpower'
  primitive udp_dffpower (out, vdd, vss);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 985: token is 
  'udp_rslat_out'
  primitive udp_rslat_out (out, r, s, NOTIFIER);
                         ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1008: token is 
  'udp_always0_pp'
  primitive udp_always0_pp (y, vddg, vssg);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1021: token is 
  'udp_edfft_PWR'
  primitive udp_edfft_PWR (out, in, clk, clr_, set_, en, VDD, VSS, NOTIFIER);
                         ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1061: token is 
  'udp_rslatn_out__PWR'
  primitive udp_rslatn_out__PWR (out_, r_, s_, VDD, VSS, NOTIFIER);
                               ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1089: token is 'udp_dff_ros'
  primitive udp_dff_ros (out, in, clk, clr_, set_, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1116: token is 
  'udp_rslatn_out_PWR'
  primitive udp_rslatn_out_PWR (out, r_, s_, VDD, VSS, NOTIFIER);
                              ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1149: token is 'udp_wao'
  primitive udp_wao (out, in1a, in1b, in2a, in2b);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1170: token is 'udp_mx21'
  primitive udp_mx21 (MUXOUT, SEL, DATA0, DATA1);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1189: token is 
  'udp_plat_PWR'
  primitive udp_plat_PWR (out, ovrd, clock, ena, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1211: token is 
  'udp_lvl_pp_vddi_vdd_vss'
  primitive udp_lvl_pp_vddi_vdd_vss (y, a, vddi, vdd, vss);
                                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1224: token is 'udp_tlatrf'
  primitive udp_tlatrf (out, in, ww, wwn, NOTIFIER);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1249: token is 'udp_power'
  primitive udp_power (out, out_temp, vdd, vss);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1264: token is 
  'udp_tlat_PWR'
  primitive udp_tlat_PWR (out, in, hold, clr_, set_, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1293: token is 'udp_dff'
  primitive udp_dff (out, in, clk, clr_, set_, NOTIFIER);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1318: token is 
  'udp_ph2p_pwr'
  primitive udp_ph2p_pwr (LOUT, VDD, VSS, CLK1, CLK2, DATA1, DATA2, SET, 
  RESET);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1360: token is 
  'udp_rslat_out__PWR'
  primitive udp_rslat_out__PWR (out_, r, s, VDD, VSS, NOTIFIER);
                              ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1387: token is 
  'udp_sedfft_PWR'
  primitive udp_sedfft_PWR (out, in, clk, clr_, si, se, en, VDD, VSS, 
  NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1441: token is 'udp_edff'
  primitive udp_edff (out, in, clk, clr_, set_, en, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1474: token is 
  'udp_jkff_PWR'
  primitive udp_jkff_PWR (out, j, k, clk, clr_, set_, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1512: token is 'udp_retn'
  primitive udp_retn (out, n2, n4, clk, xRN, xSN);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1535: token is 
  'udp_lv_pp_or_vddi_vdd_vss'
  primitive udp_lv_pp_or_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1549: token is 
  'udp_csa4to2_carry'
  primitive udp_csa4to2_carry(carry, a, b, c, ci, d);
                             ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1578: token is 
  'udp_sedff_PWR'
  primitive udp_sedff_PWR (out, in, clk, clr_, si, se, en, VDD, VSS, 
  NOTIFIER);
                         ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1634: token is 
  'udp_always1_pp'
  primitive udp_always1_pp (y, vddg, vssg);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1645: token is 'udp_ando_pp'
  primitive udp_ando_pp (y, a, b, vddo, vsso, vdd, vss);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1658: token is 
  'udp_lvl_pp_vdd_vss'
  primitive udp_lvl_pp_vdd_vss (y, a, vdd, vss);
                              ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1671: token is 
  'udp_sedffsr_PWR'
  primitive udp_sedffsr_PWR (out, in, clk, clr_, set_, si, se, en, VDD, VSS, 
  NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1738: token is 
  'udp_tlat_ros'
  primitive udp_tlat_ros (out, in, hold, clr_, set_, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1764: token is 'udp_edfft'
  primitive udp_edfft (out, in, clk, clr_, set_, en, NOTIFIER);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1801: token is 
  'udp_rslatn_out_'
  primitive udp_rslatn_out_ (out_, r_, s_, NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1825: token is 
  'udp_rslatn_out'
  primitive udp_rslatn_out (out, r_, s_, NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1847: token is 'udp_oro_pp'
  primitive udp_oro_pp (y, a, b, vddo, vsso, vdd, vss);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1860: token is 'udp_not_pp'
  primitive udp_not_pp (y, a, vddg, vssg);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1875: token is 'udp_plat'
  primitive udp_plat (out, ovrd, clock, ena, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1893: token is 
  'udp_ph1p_pwr'
  primitive udp_ph1p_pwr (LOUT, VDD, VSS, CLK, DATA, SET, RESET);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1920: token is 'udp_xgen'
  primitive udp_xgen (out, in, en, e);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_rvt_udp.v", 1943: token is 'udp_dffr1'
  primitive udp_dffr1 (out, in, clk, clr_, set_, retn, pwr, pwrg, NOTIFIER);
                     ^
  Current declaration will be ignored.

Parsing design file '../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v'

Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 3: token is 'udp_dffr3'
  primitive udp_dffr3 (out, st1, st0, ck, clr_, set_, retn, pwr, pwrg);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 38: token is 'udp_tlat'
  primitive udp_tlat (out, in, hold, clr_, set_, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 63: token is 'udp_lcg'
  primitive udp_lcg(out, e, mgclk, ovrd, NOT);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 86: token is 
  'udp_tlatrf2_PWR'
  primitive udp_tlatrf2_PWR (out, in1, w1w, in2, w2w, VDD, VSS, NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 123: token is 
  'udp_tlat_retpwr'
  primitive udp_tlat_retpwr (out, VDD, VSS, in, hold, clr_, set_, NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 152: token is 
  'udp_lv_pp_or_vdd_vss'
  primitive udp_lv_pp_or_vdd_vss (y, a, b, vdd, vss);
                                ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 166: token is 
  'udp_rslat_out_'
  primitive udp_rslat_out_ (out_, r, s, NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 190: token is 'udp_sedfft'
  primitive udp_sedfft (out, in, clk, clr_, si, se, en, NOTIFIER);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 240: token is 'udp_or_pp'
  primitive udp_or_pp (y, a, b, vdd, vss);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 256: token is 'udp_jkff'
  primitive udp_jkff (out, j, k, clk, clr_, set_, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 291: token is 'udp_bmx'
  primitive udp_bmx (out, x2, a, s, m1, m0);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 317: token is 'udp_sedff'
  primitive udp_sedff (out, in, clk, clr_, si, se, en, NOTIFIER);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 371: token is 'udp_mux2'
  primitive udp_mux2 (out, in0, in1, sel);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 390: token is 'udp_sedffsr'
  primitive udp_sedffsr (out, in, clk, clr_, set_, si, se, en, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 453: token is 'udp_mux4'
  primitive udp_mux4 (out, in0, in1, in2, in3, sel_0, sel_1);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 484: token is 'udp_retn_pwr'
  primitive udp_retn_pwr (out, VDD, VSS, n2, n4, clk, xRN, xSN);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 511: token is 
  'udp_rslat_out_PWR'
  primitive udp_rslat_out_PWR (out, r, s, VDD, VSS, NOTIFIER);
                             ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 537: token is 
  'udp_o2lvluu_pp_or_vddi_vdd_vss'
  primitive udp_o2lvluu_pp_or_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 550: token is 'udp_ph2p'
  primitive udp_ph2p (LOUT, CLK1, CLK2, DATA1, DATA2, SET, RESET);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 594: token is 'udp_mux'
  primitive udp_mux (out, in, s_in, s_sel);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 612: token is 'udp_buf_pp'
  primitive udp_buf_pp (y, a, vddg, vssg);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 625: token is 
  'udp_lv_pp_vddi_vdd_vss'
  primitive udp_lv_pp_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                  ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 640: token is 'udp_tlatrf2'
  primitive udp_tlatrf2 (out, in1, w1w, in2, w2w, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 675: token is 
  'udp_tlatrf_PWR'
  primitive udp_tlatrf_PWR (out, in, ww, wwn, VDD, VSS, NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 703: token is 'udp_dff_PWR'
  primitive udp_dff_PWR (out, in, clk, clr_, set_, VDD, VSS, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 732: token is 
  'udp_a2lvluu_pp_vddi_vdd_vss'
  primitive udp_a2lvluu_pp_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 746: token is 'udp_edff_PWR'
  primitive udp_edff_PWR (out, in, clk, clr_, set_, en, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 782: token is 'udp_tlat_pwr'
  primitive udp_tlat_pwr (out, VDD, VSS, in, hold, clr_, set_, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 812: token is 'udp_outrf'
  primitive udp_outrf (out, in, rwn, rw);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 830: token is 'udp_and_pp'
  primitive udp_and_pp (y, a, b, vdd, vss);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 845: token is 'udp_dffr2'
  primitive udp_dffr2 (out, d, ck, clr_, set_, pwr, notifier);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 886: token is 'udp_dffr4'
  primitive udp_dffr4 (out, st1, st0, ck, retn);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 904: token is 'udp_xprop'
  primitive udp_xprop (DOUT, DIN, NOTIFIER, RESET);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 926: token is 
  'udp_lv_pp_vdd_vss'
  primitive udp_lv_pp_vdd_vss (y, a, b, vdd, vss);
                             ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 939: token is 'udp_ph1p'
  primitive udp_ph1p (LOUT, CLK, DATA, SET, RESET);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 968: token is 'udp_dffpower'
  primitive udp_dffpower (out, vdd, vss);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 985: token is 
  'udp_rslat_out'
  primitive udp_rslat_out (out, r, s, NOTIFIER);
                         ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1008: token is 
  'udp_always0_pp'
  primitive udp_always0_pp (y, vddg, vssg);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1021: token is 
  'udp_edfft_PWR'
  primitive udp_edfft_PWR (out, in, clk, clr_, set_, en, VDD, VSS, NOTIFIER);
                         ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1061: token is 
  'udp_rslatn_out__PWR'
  primitive udp_rslatn_out__PWR (out_, r_, s_, VDD, VSS, NOTIFIER);
                               ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1089: token is 'udp_dff_ros'
  primitive udp_dff_ros (out, in, clk, clr_, set_, NOTIFIER);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1116: token is 
  'udp_rslatn_out_PWR'
  primitive udp_rslatn_out_PWR (out, r_, s_, VDD, VSS, NOTIFIER);
                              ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1149: token is 'udp_wao'
  primitive udp_wao (out, in1a, in1b, in2a, in2b);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1170: token is 'udp_mx21'
  primitive udp_mx21 (MUXOUT, SEL, DATA0, DATA1);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1189: token is 
  'udp_plat_PWR'
  primitive udp_plat_PWR (out, ovrd, clock, ena, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1211: token is 
  'udp_lvl_pp_vddi_vdd_vss'
  primitive udp_lvl_pp_vddi_vdd_vss (y, a, vddi, vdd, vss);
                                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1224: token is 'udp_tlatrf'
  primitive udp_tlatrf (out, in, ww, wwn, NOTIFIER);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1249: token is 'udp_power'
  primitive udp_power (out, out_temp, vdd, vss);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1264: token is 
  'udp_tlat_PWR'
  primitive udp_tlat_PWR (out, in, hold, clr_, set_, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1293: token is 'udp_dff'
  primitive udp_dff (out, in, clk, clr_, set_, NOTIFIER);
                   ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1318: token is 
  'udp_ph2p_pwr'
  primitive udp_ph2p_pwr (LOUT, VDD, VSS, CLK1, CLK2, DATA1, DATA2, SET, 
  RESET);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1360: token is 
  'udp_rslat_out__PWR'
  primitive udp_rslat_out__PWR (out_, r, s, VDD, VSS, NOTIFIER);
                              ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1387: token is 
  'udp_sedfft_PWR'
  primitive udp_sedfft_PWR (out, in, clk, clr_, si, se, en, VDD, VSS, 
  NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1441: token is 'udp_edff'
  primitive udp_edff (out, in, clk, clr_, set_, en, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1474: token is 
  'udp_jkff_PWR'
  primitive udp_jkff_PWR (out, j, k, clk, clr_, set_, VDD, VSS, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1512: token is 'udp_retn'
  primitive udp_retn (out, n2, n4, clk, xRN, xSN);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1535: token is 
  'udp_lv_pp_or_vddi_vdd_vss'
  primitive udp_lv_pp_or_vddi_vdd_vss (y, a, b, vddi, vdd, vss);
                                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1549: token is 
  'udp_csa4to2_carry'
  primitive udp_csa4to2_carry(carry, a, b, c, ci, d);
                             ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1578: token is 
  'udp_sedff_PWR'
  primitive udp_sedff_PWR (out, in, clk, clr_, si, se, en, VDD, VSS, 
  NOTIFIER);
                         ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1634: token is 
  'udp_always1_pp'
  primitive udp_always1_pp (y, vddg, vssg);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1645: token is 'udp_ando_pp'
  primitive udp_ando_pp (y, a, b, vddo, vsso, vdd, vss);
                       ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1658: token is 
  'udp_lvl_pp_vdd_vss'
  primitive udp_lvl_pp_vdd_vss (y, a, vdd, vss);
                              ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1671: token is 
  'udp_sedffsr_PWR'
  primitive udp_sedffsr_PWR (out, in, clk, clr_, set_, si, se, en, VDD, VSS, 
  NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1738: token is 
  'udp_tlat_ros'
  primitive udp_tlat_ros (out, in, hold, clr_, set_, NOTIFIER);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1764: token is 'udp_edfft'
  primitive udp_edfft (out, in, clk, clr_, set_, en, NOTIFIER);
                     ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1801: token is 
  'udp_rslatn_out_'
  primitive udp_rslatn_out_ (out_, r_, s_, NOTIFIER);
                           ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1825: token is 
  'udp_rslatn_out'
  primitive udp_rslatn_out (out, r_, s_, NOTIFIER);
                          ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1847: token is 'udp_oro_pp'
  primitive udp_oro_pp (y, a, b, vddo, vsso, vdd, vss);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1860: token is 'udp_not_pp'
  primitive udp_not_pp (y, a, vddg, vssg);
                      ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1875: token is 'udp_plat'
  primitive udp_plat (out, ovrd, clock, ena, NOTIFIER);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1893: token is 
  'udp_ph1p_pwr'
  primitive udp_ph1p_pwr (LOUT, VDD, VSS, CLK, DATA, SET, RESET);
                        ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1920: token is 'udp_xgen'
  primitive udp_xgen (out, in, en, e);
                    ^
  Current declaration will be ignored.


Warning-[WUPD] UDP previously declared
  UDP is previously declared: 
   "../03_GATE/TSMC40/sc9_cln40g_base_lvt_udp.v", 1943: token is 'udp_dffr1'
  primitive udp_dffr1 (out, in, clk, clr_, set_, retn, pwr, pwrg, NOTIFIER);
                     ^
  Current declaration will be ignored.

Parsing library file '../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v'
Top Level Modules:
       TESTBED
       A2SDFFQN_X0P5M_A9TR
       A2SDFFQN_X1M_A9TR
       A2SDFFQN_X2M_A9TR
       A2SDFFQN_X3M_A9TR
       A2SDFFQ_X0P5M_A9TR
       A2SDFFQ_X1M_A9TR
       A2SDFFQ_X2M_A9TR
       A2SDFFQ_X3M_A9TR
       A2SDFFQ_X4M_A9TR
       ADDFCIN_X1M_A9TR
       ADDFCIN_X1P4M_A9TR
       ADDFCIN_X2M_A9TR
       ADDFH_X1M_A9TR
       ADDFH_X1P4M_A9TR
       ADDFH_X2M_A9TR
       ADDH_X1P4M_A9TR
       AND2_X0P5B_A9TR
       AND2_X0P7B_A9TR
       AND2_X11B_A9TR
       AND2_X11M_A9TR
       AND2_X1B_A9TR
       AND2_X3M_A9TR
       AND2_X6M_A9TR
       AND2_X8B_A9TR
       AND3_X0P5M_A9TR
       AND3_X11M_A9TR
       AND3_X1P4M_A9TR
       AND3_X3M_A9TR
       AND3_X4M_A9TR
       AND3_X6M_A9TR
       AND3_X8M_A9TR
       AND4_X0P5M_A9TR
       AND4_X1P4M_A9TR
       AND4_X2M_A9TR
       AND4_X3M_A9TR
       AND4_X4M_A9TR
       AND4_X6M_A9TR
       AND4_X8M_A9TR
       ANTENNA1_A9TR
       AO1B2_X0P5M_A9TR
       AO1B2_X0P7M_A9TR
       AO1B2_X1M_A9TR
       AO1B2_X6M_A9TR
       AO21A1AI2_X4M_A9TR
       AO21A1AI2_X6M_A9TR
       AO21B_X3M_A9TR
       AO21B_X4M_A9TR
       AO21B_X6M_A9TR
       AO21_X3M_A9TR
       AO21_X4M_A9TR
       AO21_X6M_A9TR
       AO22_X1P4M_A9TR
       AO22_X2M_A9TR
       AO22_X3M_A9TR
       AO22_X4M_A9TR
       AO22_X6M_A9TR
       AOI211_X0P5M_A9TR
       AOI211_X4M_A9TR
       AOI21B_X0P5M_A9TR
       AOI21B_X4M_A9TR
       AOI21B_X8M_A9TR
       AOI21_X8M_A9TR
       AOI221_X0P5M_A9TR
       AOI221_X0P7M_A9TR
       AOI221_X1M_A9TR
       AOI221_X1P4M_A9TR
       AOI221_X2M_A9TR
       AOI221_X3M_A9TR
       AOI221_X4M_A9TR
       AOI222_X0P5M_A9TR
       AOI222_X0P7M_A9TR
       AOI222_X1P4M_A9TR
       AOI222_X3M_A9TR
       AOI222_X4M_A9TR
       AOI22BB_X0P5M_A9TR
       AOI22BB_X3M_A9TR
       AOI22BB_X8M_A9TR
       AOI22_X3M_A9TR
       AOI22_X8M_A9TR
       AOI2XB1_X0P5M_A9TR
       AOI2XB1_X6M_A9TR
       AOI2XB1_X8M_A9TR
       AOI31_X1P4M_A9TR
       AOI31_X3M_A9TR
       AOI31_X4M_A9TR
       AOI31_X6M_A9TR
       AOI32_X0P5M_A9TR
       AOI32_X0P7M_A9TR
       AOI32_X1M_A9TR
       AOI32_X1P4M_A9TR
       AOI32_X2M_A9TR
       AOI32_X3M_A9TR
       AOI32_X4M_A9TR
       AOI32_X6M_A9TR
       BENC_X11M_A9TR
       BENC_X16M_A9TR
       BENC_X2M_A9TR
       BENC_X3M_A9TR
       BENC_X4M_A9TR
       BENC_X6M_A9TR
       BENC_X8M_A9TR
       BMXIT_X0P7M_A9TR
       BMXIT_X1M_A9TR
       BMXIT_X1P4M_A9TR
       BMXIT_X2M_A9TR
       BMXT_X0P7M_A9TR
       BMXT_X1M_A9TR
       BMXT_X1P4M_A9TR
       BMXT_X2M_A9TR
       BUFH_X0P7M_A9TR
       BUFH_X13M_A9TR
       BUFH_X16M_A9TR
       BUFH_X1P2M_A9TR
       BUFZ_X11M_A9TR
       BUFZ_X16M_A9TR
       BUFZ_X1M_A9TR
       BUFZ_X1P4M_A9TR
       BUFZ_X2M_A9TR
       BUFZ_X3M_A9TR
       BUFZ_X4M_A9TR
       BUFZ_X6M_A9TR
       BUFZ_X8M_A9TR
       BUF_X0P7B_A9TR
       BUF_X0P8M_A9TR
       BUF_X11B_A9TR
       BUF_X11M_A9TR
       BUF_X13B_A9TR
       BUF_X13M_A9TR
       BUF_X16B_A9TR
       BUF_X16M_A9TR
       BUF_X1P2M_A9TR
       BUF_X1P4M_A9TR
       BUF_X2B_A9TR
       BUF_X3B_A9TR
       BUF_X3P5B_A9TR
       BUF_X4B_A9TR
       BUF_X5B_A9TR
       BUF_X6B_A9TR
       BUF_X7P5B_A9TR
       BUF_X9B_A9TR
       CGENCIN_X1M_A9TR
       CGENCIN_X1P4M_A9TR
       CGENCIN_X2M_A9TR
       CGENCON_X1M_A9TR
       CGENCON_X1P4M_A9TR
       CGENCON_X2M_A9TR
       CGENI_X1M_A9TR
       CGENI_X1P4M_A9TR
       CGENI_X2M_A9TR
       CMPR42_X1M_A9TR
       CMPR42_X1P4M_A9TR
       CMPR42_X2M_A9TR
       DFFNQ_X1M_A9TR
       DFFNQ_X2M_A9TR
       DFFNQ_X3M_A9TR
       DFFNSRPQ_X1M_A9TR
       DFFNSRPQ_X2M_A9TR
       DFFNSRPQ_X3M_A9TR
       DFFQN_X0P5M_A9TR
       DFFQN_X1M_A9TR
       DFFQN_X2M_A9TR
       DFFQN_X3M_A9TR
       DFFQ_X0P5M_A9TR
       DFFQ_X1M_A9TR
       DFFQ_X2M_A9TR
       DFFQ_X3M_A9TR
       DFFQ_X4M_A9TR
       DFFRPQN_X0P5M_A9TR
       DFFRPQN_X1M_A9TR
       DFFRPQN_X2M_A9TR
       DFFRPQN_X3M_A9TR
       DFFSQN_X0P5M_A9TR
       DFFSQN_X1M_A9TR
       DFFSQN_X2M_A9TR
       DFFSQN_X3M_A9TR
       DFFSQ_X0P5M_A9TR
       DFFSQ_X1M_A9TR
       DFFSQ_X2M_A9TR
       DFFSQ_X3M_A9TR
       DFFSQ_X4M_A9TR
       DFFSRPQ_X0P5M_A9TR
       DFFSRPQ_X1M_A9TR
       DFFSRPQ_X2M_A9TR
       DFFSRPQ_X3M_A9TR
       DFFSRPQ_X4M_A9TR
       DLY2_X0P5M_A9TR
       DLY2_X1M_A9TR
       DLY4_X0P5M_A9TR
       DLY4_X1M_A9TR
       DLYCLK8S2_X1B_A9TR
       DLYCLK8S4_X1B_A9TR
       DLYCLK8S6_X1B_A9TR
       DLYCLK8S8_X1B_A9TR
       ENDCAPTIE3_A9TR
       ESDFFQN_X0P5M_A9TR
       ESDFFQN_X1M_A9TR
       ESDFFQN_X2M_A9TR
       ESDFFQN_X3M_A9TR
       ESDFFQ_X0P5M_A9TR
       ESDFFQ_X1M_A9TR
       ESDFFQ_X2M_A9TR
       ESDFFQ_X3M_A9TR
       FILL128_A9TR
       FILL16_A9TR
       FILL1_A9TR
       FILL2_A9TR
       FILL32_A9TR
       FILL4_A9TR
       FILL64_A9TR
       FILL8_A9TR
       FILLCAP128_A9TR
       FILLCAP16_A9TR
       FILLCAP32_A9TR
       FILLCAP4_A9TR
       FILLCAP64_A9TR
       FILLCAP8_A9TR
       FILLSGCAP128_A9TR
       FILLSGCAP16_A9TR
       FILLSGCAP32_A9TR
       FILLSGCAP4_A9TR
       FILLSGCAP64_A9TR
       FILLSGCAP8_A9TR
       FILLTIE128_A9TR
       FILLTIE16_A9TR
       FILLTIE32_A9TR
       FILLTIE3_A9TR
       FILLTIE4_A9TR
       FILLTIE64_A9TR
       FILLTIE8_A9TR
       FRICG_X0P5B_A9TR
       FRICG_X0P6B_A9TR
       FRICG_X0P7B_A9TR
       FRICG_X0P8B_A9TR
       FRICG_X11B_A9TR
       FRICG_X13B_A9TR
       FRICG_X16B_A9TR
       FRICG_X1B_A9TR
       FRICG_X1P2B_A9TR
       FRICG_X1P4B_A9TR
       FRICG_X1P7B_A9TR
       FRICG_X2B_A9TR
       FRICG_X2P5B_A9TR
       FRICG_X3B_A9TR
       FRICG_X3P5B_A9TR
       FRICG_X4B_A9TR
       FRICG_X5B_A9TR
       FRICG_X6B_A9TR
       FRICG_X7P5B_A9TR
       FRICG_X9B_A9TR
       INV_X0P5B_A9TR
       INV_X0P5M_A9TR
       INV_X0P7B_A9TR
       INV_X0P8B_A9TR
       INV_X0P8M_A9TR
       INV_X11B_A9TR
       INV_X13B_A9TR
       INV_X13M_A9TR
       INV_X16B_A9TR
       INV_X1P4B_A9TR
       INV_X1P4M_A9TR
       INV_X2B_A9TR
       INV_X3B_A9TR
       INV_X3P5M_A9TR
       INV_X6B_A9TR
       INV_X7P5B_A9TR
       INV_X9B_A9TR
       LATNQN_X0P5M_A9TR
       LATNQN_X1M_A9TR
       LATNQN_X2M_A9TR
       LATNQN_X3M_A9TR
       LATNQN_X4M_A9TR
       LATNQ_X0P5M_A9TR
       LATNQ_X1M_A9TR
       LATNQ_X2M_A9TR
       LATNQ_X3M_A9TR
       LATNRPQN_X0P5M_A9TR
       LATNRPQN_X1M_A9TR
       LATNRPQN_X2M_A9TR
       LATNRPQN_X3M_A9TR
       LATNRPQN_X4M_A9TR
       LATNRQ_X0P5M_A9TR
       LATNRQ_X1M_A9TR
       LATNRQ_X2M_A9TR
       LATNRQ_X3M_A9TR
       LATNSPQ_X0P5M_A9TR
       LATNSPQ_X1M_A9TR
       LATNSPQ_X2M_A9TR
       LATNSPQ_X3M_A9TR
       LATNSQN_X0P5M_A9TR
       LATNSQN_X1M_A9TR
       LATNSQN_X2M_A9TR
       LATNSQN_X3M_A9TR
       LATNSQN_X4M_A9TR
       LATQN_X0P5M_A9TR
       LATQN_X1M_A9TR
       LATQN_X2M_A9TR
       LATQN_X3M_A9TR
       LATQN_X4M_A9TR
       LATQ_X0P5M_A9TR
       LATQ_X1M_A9TR
       LATQ_X2M_A9TR
       LATQ_X3M_A9TR
       LATRPQN_X0P5M_A9TR
       LATRPQN_X1M_A9TR
       LATRPQN_X2M_A9TR
       LATRPQN_X3M_A9TR
       LATRPQN_X4M_A9TR
       LATRQ_X0P5M_A9TR
       LATRQ_X1M_A9TR
       LATRQ_X2M_A9TR
       LATRQ_X3M_A9TR
       LATSPQ_X0P5M_A9TR
       LATSPQ_X1M_A9TR
       LATSPQ_X2M_A9TR
       LATSPQ_X3M_A9TR
       LATSQN_X0P5M_A9TR
       LATSQN_X1M_A9TR
       LATSQN_X2M_A9TR
       LATSQN_X3M_A9TR
       LATSQN_X4M_A9TR
       M2SDFFQN_X0P5M_A9TR
       M2SDFFQN_X1M_A9TR
       M2SDFFQN_X2M_A9TR
       M2SDFFQN_X3M_A9TR
       M2SDFFQ_X0P5M_A9TR
       M2SDFFQ_X1M_A9TR
       M2SDFFQ_X2M_A9TR
       M2SDFFQ_X3M_A9TR
       M2SDFFQ_X4M_A9TR
       MX2_X0P5B_A9TR
       MX2_X0P7B_A9TR
       MX2_X1P4B_A9TR
       MX2_X2B_A9TR
       MX2_X4B_A9TR
       MX2_X6B_A9TR
       MX2_X8B_A9TR
       MXGL2_X0P5B_A9TR
       MXGL2_X0P7B_A9TR
       MXGL2_X1B_A9TR
       MXGL2_X1P4B_A9TR
       MXGL2_X2B_A9TR
       MXGL2_X3B_A9TR
       MXGL2_X4B_A9TR
       MXGL2_X6B_A9TR
       MXIT4_X0P5M_A9TR
       MXIT4_X0P7M_A9TR
       MXIT4_X1M_A9TR
       MXIT4_X1P4M_A9TR
       MXIT4_X2M_A9TR
       MXIT4_X3M_A9TR
       MXT2_X0P5B_A9TR
       MXT2_X0P7B_A9TR
       MXT2_X1B_A9TR
       MXT2_X1M_A9TR
       MXT2_X1P4B_A9TR
       MXT2_X2B_A9TR
       MXT2_X3B_A9TR
       MXT2_X4B_A9TR
       MXT2_X6B_A9TR
       MXT2_X6M_A9TR
       MXT4_X0P5M_A9TR
       MXT4_X0P7M_A9TR
       MXT4_X1M_A9TR
       MXT4_X1P4M_A9TR
       MXT4_X2M_A9TR
       MXT4_X3M_A9TR
       NAND2B_X0P7M_A9TR
       NAND2B_X1M_A9TR
       NAND2B_X8M_A9TR
       NAND2XB_X0P5M_A9TR
       NAND2XB_X8M_A9TR
       NAND2_X0P5B_A9TR
       NAND2_X0P5M_A9TR
       NAND2_X0P7B_A9TR
       NAND2_X0P7M_A9TR
       NAND2_X1M_A9TR
       NAND2_X1P4M_A9TR
       NAND2_X2A_A9TR
       NAND2_X2M_A9TR
       NAND2_X3A_A9TR
       NAND2_X3M_A9TR
       NAND2_X4A_A9TR
       NAND2_X4M_A9TR
       NAND2_X6A_A9TR
       NAND2_X6M_A9TR
       NAND2_X8A_A9TR
       NAND2_X8M_A9TR
       NAND3BB_X6M_A9TR
       NAND3BB_X8M_A9TR
       NAND3B_X0P5M_A9TR
       NAND3B_X1P4M_A9TR
       NAND3B_X2M_A9TR
       NAND3B_X3M_A9TR
       NAND3B_X4M_A9TR
       NAND3B_X6M_A9TR
       NAND3XXB_X0P5M_A9TR
       NAND3XXB_X0P7M_A9TR
       NAND3XXB_X1M_A9TR
       NAND3XXB_X1P4M_A9TR
       NAND3XXB_X2M_A9TR
       NAND3XXB_X3M_A9TR
       NAND3XXB_X4M_A9TR
       NAND3XXB_X6M_A9TR
       NAND3_X1P4A_A9TR
       NAND3_X4M_A9TR
       NAND3_X6A_A9TR
       NAND3_X6M_A9TR
       NAND4BB_X0P7M_A9TR
       NAND4BB_X1P4M_A9TR
       NAND4BB_X2M_A9TR
       NAND4BB_X4M_A9TR
       NAND4BB_X6M_A9TR
       NAND4B_X0P5M_A9TR
       NAND4B_X0P7M_A9TR
       NAND4B_X1M_A9TR
       NAND4B_X1P4M_A9TR
       NAND4B_X2M_A9TR
       NAND4B_X3M_A9TR
       NAND4B_X4M_A9TR
       NAND4XXXB_X0P5M_A9TR
       NAND4XXXB_X0P7M_A9TR
       NAND4XXXB_X1M_A9TR
       NAND4XXXB_X1P4M_A9TR
       NAND4XXXB_X2M_A9TR
       NAND4XXXB_X3M_A9TR
       NAND4XXXB_X4M_A9TR
       NAND4_X0P5M_A9TR
       NAND4_X1P4A_A9TR
       NAND4_X1P4M_A9TR
       NAND4_X3A_A9TR
       NAND4_X4A_A9TR
       NOR2B_X0P5M_A9TR
       NOR2B_X8M_A9TR
       NOR2XB_X3M_A9TR
       NOR2XB_X4M_A9TR
       NOR2XB_X6M_A9TR
       NOR2XB_X8M_A9TR
       NOR2_X0P5M_A9TR
       NOR2_X0P7A_A9TR
       NOR2_X0P7B_A9TR
       NOR2_X1B_A9TR
       NOR2_X1P4A_A9TR
       NOR2_X1P4B_A9TR
       NOR2_X8M_A9TR
       NOR3BB_X1P4M_A9TR
       NOR3BB_X4M_A9TR
       NOR3BB_X6M_A9TR
       NOR3_X0P5A_A9TR
       NOR3_X0P5M_A9TR
       NOR3_X4A_A9TR
       NOR3_X4M_A9TR
       NOR4BB_X0P5M_A9TR
       NOR4BB_X0P7M_A9TR
       NOR4BB_X1P4M_A9TR
       NOR4BB_X3M_A9TR
       OA1B2_X0P5M_A9TR
       OA1B2_X1M_A9TR
       OA1B2_X4M_A9TR
       OA1B2_X8M_A9TR
       OA211_X0P5M_A9TR
       OA211_X0P7M_A9TR
       OA211_X1M_A9TR
       OA211_X1P4M_A9TR
       OA211_X3M_A9TR
       OA211_X4M_A9TR
       OA211_X6M_A9TR
       OA21A1OI2_X0P5M_A9TR
       OA21A1OI2_X1M_A9TR
       OA21A1OI2_X3M_A9TR
       OA21A1OI2_X4M_A9TR
       OA21A1OI2_X6M_A9TR
       OA21B_X0P5M_A9TR
       OA21B_X0P7M_A9TR
       OA21B_X1P4M_A9TR
       OA21B_X2M_A9TR
       OA21B_X4M_A9TR
       OA21B_X6M_A9TR
       OA21B_X8M_A9TR
       OA21_X1P4M_A9TR
       OA21_X3M_A9TR
       OA21_X6M_A9TR
       OA21_X8M_A9TR
       OA22_X1P4M_A9TR
       OA22_X2M_A9TR
       OA22_X3M_A9TR
       OA22_X4M_A9TR
       OA22_X6M_A9TR
       OA22_X8M_A9TR
       OAI211_X4M_A9TR
       OAI21B_X0P5M_A9TR
       OAI21B_X0P7M_A9TR
       OAI21B_X1P4M_A9TR
       OAI21B_X8M_A9TR
       OAI21_X8M_A9TR
       OAI221_X0P5M_A9TR
       OAI221_X0P7M_A9TR
       OAI221_X1M_A9TR
       OAI221_X1P4M_A9TR
       OAI221_X2M_A9TR
       OAI221_X3M_A9TR
       OAI221_X4M_A9TR
       OAI222_X0P5M_A9TR
       OAI222_X0P7M_A9TR
       OAI222_X1P4M_A9TR
       OAI222_X2M_A9TR
       OAI222_X3M_A9TR
       OAI222_X4M_A9TR
       OAI22BB_X0P5M_A9TR
       OAI22BB_X0P7M_A9TR
       OAI22BB_X1P4M_A9TR
       OAI22BB_X4M_A9TR
       OAI22BB_X6M_A9TR
       OAI22BB_X8M_A9TR
       OAI22_X8M_A9TR
       OAI2XB1_X4M_A9TR
       OAI2XB1_X8M_A9TR
       OAI31_X1P4M_A9TR
       OAI31_X3M_A9TR
       OAI31_X4M_A9TR
       OAI31_X6M_A9TR
       OR2_X0P5B_A9TR
       OR2_X0P7B_A9TR
       OR2_X11B_A9TR
       OR2_X11M_A9TR
       OR2_X2M_A9TR
       OR2_X4B_A9TR
       OR2_X6B_A9TR
       OR2_X8B_A9TR
       OR2_X8M_A9TR
       OR3_X0P5M_A9TR
       OR3_X1M_A9TR
       OR3_X1P4M_A9TR
       OR3_X2M_A9TR
       OR3_X3M_A9TR
       OR3_X4M_A9TR
       OR3_X6M_A9TR
       OR3_X8M_A9TR
       OR4_X0P5M_A9TR
       OR4_X0P7M_A9TR
       OR4_X1M_A9TR
       OR4_X1P4M_A9TR
       OR4_X2M_A9TR
       OR4_X3M_A9TR
       OR4_X4M_A9TR
       OR4_X6M_A9TR
       OR4_X8M_A9TR
       OR6_X0P5M_A9TR
       OR6_X0P7M_A9TR
       OR6_X1M_A9TR
       OR6_X1P4M_A9TR
       OR6_X2M_A9TR
       OR6_X3M_A9TR
       OR6_X4M_A9TR
       OR6_X6M_A9TR
       POSTICG_X0P5B_A9TR
       POSTICG_X0P6B_A9TR
       POSTICG_X0P7B_A9TR
       POSTICG_X0P8B_A9TR
       POSTICG_X11B_A9TR
       POSTICG_X13B_A9TR
       POSTICG_X16B_A9TR
       POSTICG_X1B_A9TR
       POSTICG_X1P2B_A9TR
       POSTICG_X1P4B_A9TR
       POSTICG_X1P7B_A9TR
       POSTICG_X2B_A9TR
       POSTICG_X2P5B_A9TR
       POSTICG_X3B_A9TR
       POSTICG_X3P5B_A9TR
       POSTICG_X4B_A9TR
       POSTICG_X5B_A9TR
       POSTICG_X6B_A9TR
       POSTICG_X7P5B_A9TR
       POSTICG_X9B_A9TR
       PREICG_X0P5B_A9TR
       PREICG_X0P6B_A9TR
       PREICG_X0P7B_A9TR
       PREICG_X0P8B_A9TR
       PREICG_X11B_A9TR
       PREICG_X13B_A9TR
       PREICG_X16B_A9TR
       PREICG_X1B_A9TR
       PREICG_X1P2B_A9TR
       PREICG_X1P4B_A9TR
       PREICG_X1P7B_A9TR
       PREICG_X2B_A9TR
       PREICG_X2P5B_A9TR
       PREICG_X3B_A9TR
       PREICG_X3P5B_A9TR
       PREICG_X4B_A9TR
       PREICG_X5B_A9TR
       PREICG_X6B_A9TR
       PREICG_X7P5B_A9TR
       PREICG_X9B_A9TR
       RF1R1WS_X1M_A9TR
       RF1R1WS_X1P4M_A9TR
       RF1R1WS_X2M_A9TR
       RF1R2WS_X1M_A9TR
       RF1R2WS_X1P4M_A9TR
       RF1R2WS_X2M_A9TR
       RF2R1WS_X1M_A9TR
       RF2R1WS_X1P4M_A9TR
       RF2R1WS_X2M_A9TR
       RF2R2WS_X1M_A9TR
       RF2R2WS_X1P4M_A9TR
       RF2R2WS_X2M_A9TR
       SDFFNQ_X1M_A9TR
       SDFFNQ_X2M_A9TR
       SDFFNQ_X3M_A9TR
       SDFFNRPQ_X1M_A9TR
       SDFFNRPQ_X2M_A9TR
       SDFFNRPQ_X3M_A9TR
       SDFFNSQ_X1M_A9TR
       SDFFNSQ_X2M_A9TR
       SDFFNSQ_X3M_A9TR
       SDFFNSRPQ_X1M_A9TR
       SDFFNSRPQ_X2M_A9TR
       SDFFNSRPQ_X3M_A9TR
       SDFFQN_X0P5M_A9TR
       SDFFQN_X1M_A9TR
       SDFFQN_X2M_A9TR
       SDFFQN_X3M_A9TR
       SDFFQ_X0P5M_A9TR
       SDFFQ_X1M_A9TR
       SDFFQ_X2M_A9TR
       SDFFQ_X3M_A9TR
       SDFFQ_X4M_A9TR
       SDFFRPQN_X0P5M_A9TR
       SDFFRPQN_X1M_A9TR
       SDFFRPQN_X2M_A9TR
       SDFFRPQN_X3M_A9TR
       SDFFRPQ_X0P5M_A9TR
       SDFFRPQ_X1M_A9TR
       SDFFRPQ_X2M_A9TR
       SDFFRPQ_X3M_A9TR
       SDFFRPQ_X4M_A9TR
       SDFFSQN_X0P5M_A9TR
       SDFFSQN_X1M_A9TR
       SDFFSQN_X2M_A9TR
       SDFFSQN_X3M_A9TR
       SDFFSQ_X0P5M_A9TR
       SDFFSQ_X1M_A9TR
       SDFFSQ_X2M_A9TR
       SDFFSQ_X3M_A9TR
       SDFFSQ_X4M_A9TR
       SDFFSRPQ_X0P5M_A9TR
       SDFFSRPQ_X1M_A9TR
       SDFFSRPQ_X2M_A9TR
       SDFFSRPQ_X3M_A9TR
       SDFFSRPQ_X4M_A9TR
       SDFFYQ_X1M_A9TR
       SDFFYQ_X2M_A9TR
       SDFFYQ_X3M_A9TR
       SDFFYQ_X4M_A9TR
       TIEHI_X1M_A9TR
       TIELO_X1M_A9TR
       XNOR3_X0P5M_A9TR
       XNOR3_X0P7M_A9TR
       XNOR3_X1M_A9TR
       XNOR3_X1P4M_A9TR
       XNOR3_X2M_A9TR
       XNOR3_X3M_A9TR
       XNOR3_X4M_A9TR
       XOR3_X0P5M_A9TR
       XOR3_X0P7M_A9TR
       XOR3_X1M_A9TR
       XOR3_X1P4M_A9TR
       XOR3_X2M_A9TR
       XOR3_X3M_A9TR
       XOR3_X4M_A9TR
       A2SDFFQN_X0P5M_A9TL
       A2SDFFQN_X1M_A9TL
       A2SDFFQN_X2M_A9TL
       A2SDFFQN_X3M_A9TL
       A2SDFFQ_X0P5M_A9TL
       A2SDFFQ_X1M_A9TL
       A2SDFFQ_X2M_A9TL
       A2SDFFQ_X3M_A9TL
       A2SDFFQ_X4M_A9TL
       ADDFCIN_X1M_A9TL
       ADDFCIN_X1P4M_A9TL
       ADDFCIN_X2M_A9TL
       AND2_X0P5B_A9TL
       AND2_X0P7B_A9TL
       AND2_X11M_A9TL
       AND2_X3M_A9TL
       AND2_X6M_A9TL
       AND2_X8M_A9TL
       AND3_X0P5M_A9TL
       AND4_X0P5M_A9TL
       AND4_X8M_A9TL
       ANTENNA1_A9TL
       AO1B2_X0P5M_A9TL
       AO1B2_X0P7M_A9TL
       AO1B2_X1M_A9TL
       AO1B2_X3M_A9TL
       AO22_X6M_A9TL
       AOI211_X0P5M_A9TL
       AOI21B_X0P5M_A9TL
       AOI221_X0P5M_A9TL
       AOI221_X0P7M_A9TL
       AOI221_X1M_A9TL
       AOI221_X1P4M_A9TL
       AOI221_X2M_A9TL
       AOI221_X3M_A9TL
       AOI221_X4M_A9TL
       AOI222_X0P5M_A9TL
       AOI2XB1_X0P5M_A9TL
       AOI32_X0P5M_A9TL
       AOI32_X0P7M_A9TL
       AOI32_X1M_A9TL
       AOI32_X1P4M_A9TL
       AOI32_X2M_A9TL
       AOI32_X3M_A9TL
       AOI32_X4M_A9TL
       AOI32_X6M_A9TL
       BENC_X11M_A9TL
       BENC_X16M_A9TL
       BENC_X2M_A9TL
       BENC_X3M_A9TL
       BENC_X4M_A9TL
       BENC_X6M_A9TL
       BENC_X8M_A9TL
       BMXIT_X0P7M_A9TL
       BMXIT_X1M_A9TL
       BMXIT_X1P4M_A9TL
       BMXIT_X2M_A9TL
       BMXT_X0P7M_A9TL
       BMXT_X1M_A9TL
       BMXT_X1P4M_A9TL
       BMXT_X2M_A9TL
       BUFH_X0P7M_A9TL
       BUFH_X11M_A9TL
       BUFH_X16M_A9TL
       BUFZ_X11M_A9TL
       BUFZ_X16M_A9TL
       BUFZ_X1M_A9TL
       BUFZ_X1P4M_A9TL
       BUFZ_X2M_A9TL
       BUFZ_X3M_A9TL
       BUFZ_X4M_A9TL
       BUFZ_X6M_A9TL
       BUFZ_X8M_A9TL
       BUF_X0P7B_A9TL
       BUF_X0P7M_A9TL
       BUF_X0P8M_A9TL
       BUF_X11B_A9TL
       BUF_X11M_A9TL
       BUF_X13B_A9TL
       BUF_X13M_A9TL
       BUF_X16B_A9TL
       BUF_X16M_A9TL
       BUF_X1P2M_A9TL
       BUF_X1P4M_A9TL
       BUF_X1P7M_A9TL
       BUF_X3B_A9TL
       BUF_X3P5B_A9TL
       BUF_X4B_A9TL
       BUF_X5B_A9TL
       BUF_X6B_A9TL
       BUF_X7P5B_A9TL
       BUF_X9B_A9TL
       CGENCIN_X1M_A9TL
       CGENCIN_X1P4M_A9TL
       CGENCIN_X2M_A9TL
       CGENCON_X1M_A9TL
       CGENCON_X1P4M_A9TL
       CGENCON_X2M_A9TL
       CGENI_X1M_A9TL
       CGENI_X2M_A9TL
       CMPR42_X1M_A9TL
       CMPR42_X1P4M_A9TL
       CMPR42_X2M_A9TL
       DFFNQ_X1M_A9TL
       DFFNQ_X2M_A9TL
       DFFNQ_X3M_A9TL
       DFFNSRPQ_X1M_A9TL
       DFFNSRPQ_X2M_A9TL
       DFFNSRPQ_X3M_A9TL
       DFFQN_X0P5M_A9TL
       DFFQN_X1M_A9TL
       DFFQN_X2M_A9TL
       DFFQN_X3M_A9TL
       DFFQ_X0P5M_A9TL
       DFFQ_X1M_A9TL
       DFFQ_X2M_A9TL
       DFFQ_X3M_A9TL
       DFFQ_X4M_A9TL
       DFFRPQN_X0P5M_A9TL
       DFFRPQN_X1M_A9TL
       DFFRPQN_X2M_A9TL
       DFFRPQ_X0P5M_A9TL
       DFFSQN_X0P5M_A9TL
       DFFSQN_X1M_A9TL
       DFFSQ_X0P5M_A9TL
       DFFSQ_X1M_A9TL
       DFFSQ_X2M_A9TL
       DFFSQ_X3M_A9TL
       DFFSQ_X4M_A9TL
       DFFSRPQ_X2M_A9TL
       DFFSRPQ_X3M_A9TL
       DFFSRPQ_X4M_A9TL
       DLY2_X0P5M_A9TL
       DLY2_X1M_A9TL
       DLY4_X0P5M_A9TL
       DLY4_X1M_A9TL
       DLYCLK8S2_X1B_A9TL
       DLYCLK8S4_X1B_A9TL
       DLYCLK8S6_X1B_A9TL
       DLYCLK8S8_X1B_A9TL
       ENDCAPTIE3_A9TL
       ESDFFQN_X0P5M_A9TL
       ESDFFQN_X1M_A9TL
       ESDFFQN_X2M_A9TL
       ESDFFQN_X3M_A9TL
       ESDFFQ_X0P5M_A9TL
       ESDFFQ_X1M_A9TL
       ESDFFQ_X2M_A9TL
       ESDFFQ_X3M_A9TL
       FILL128_A9TL
       FILL16_A9TL
       FILL1_A9TL
       FILL2_A9TL
       FILL32_A9TL
       FILL4_A9TL
       FILL64_A9TL
       FILL8_A9TL
       FILLCAP128_A9TL
       FILLCAP16_A9TL
       FILLCAP32_A9TL
       FILLCAP4_A9TL
       FILLCAP64_A9TL
       FILLCAP8_A9TL
       FILLSGCAP128_A9TL
       FILLSGCAP16_A9TL
       FILLSGCAP32_A9TL
       FILLSGCAP4_A9TL
       FILLSGCAP64_A9TL
       FILLSGCAP8_A9TL
       FILLTIE128_A9TL
       FILLTIE16_A9TL
       FILLTIE32_A9TL
       FILLTIE3_A9TL
       FILLTIE4_A9TL
       FILLTIE64_A9TL
       FILLTIE8_A9TL
       FRICG_X0P5B_A9TL
       FRICG_X0P6B_A9TL
       FRICG_X0P7B_A9TL
       FRICG_X0P8B_A9TL
       FRICG_X11B_A9TL
       FRICG_X13B_A9TL
       FRICG_X16B_A9TL
       FRICG_X1B_A9TL
       FRICG_X1P2B_A9TL
       FRICG_X1P4B_A9TL
       FRICG_X1P7B_A9TL
       FRICG_X2B_A9TL
       FRICG_X2P5B_A9TL
       FRICG_X3B_A9TL
       FRICG_X3P5B_A9TL
       FRICG_X4B_A9TL
       FRICG_X5B_A9TL
       FRICG_X6B_A9TL
       FRICG_X7P5B_A9TL
       FRICG_X9B_A9TL
       INV_X0P5B_A9TL
       INV_X0P5M_A9TL
       INV_X0P7B_A9TL
       INV_X0P8B_A9TL
       INV_X11B_A9TL
       INV_X13B_A9TL
       INV_X13M_A9TL
       INV_X16B_A9TL
       INV_X1B_A9TL
       INV_X1P2B_A9TL
       INV_X1P4B_A9TL
       INV_X1P4M_A9TL
       INV_X2B_A9TL
       INV_X3B_A9TL
       INV_X4B_A9TL
       INV_X5B_A9TL
       INV_X6B_A9TL
       INV_X9B_A9TL
       LATNQN_X0P5M_A9TL
       LATNQN_X1M_A9TL
       LATNQN_X2M_A9TL
       LATNQN_X3M_A9TL
       LATNQN_X4M_A9TL
       LATNQ_X0P5M_A9TL
       LATNQ_X1M_A9TL
       LATNQ_X2M_A9TL
       LATNQ_X3M_A9TL
       LATNRPQN_X0P5M_A9TL
       LATNRPQN_X1M_A9TL
       LATNRPQN_X2M_A9TL
       LATNRPQN_X3M_A9TL
       LATNRPQN_X4M_A9TL
       LATNRQ_X0P5M_A9TL
       LATNRQ_X1M_A9TL
       LATNRQ_X2M_A9TL
       LATNRQ_X3M_A9TL
       LATNSPQ_X0P5M_A9TL
       LATNSPQ_X1M_A9TL
       LATNSPQ_X2M_A9TL
       LATNSPQ_X3M_A9TL
       LATNSQN_X0P5M_A9TL
       LATNSQN_X1M_A9TL
       LATNSQN_X2M_A9TL
       LATNSQN_X3M_A9TL
       LATNSQN_X4M_A9TL
       LATQN_X0P5M_A9TL
       LATQN_X1M_A9TL
       LATQN_X2M_A9TL
       LATQN_X3M_A9TL
       LATQN_X4M_A9TL
       LATQ_X0P5M_A9TL
       LATQ_X1M_A9TL
       LATQ_X2M_A9TL
       LATQ_X3M_A9TL
       LATRPQN_X0P5M_A9TL
       LATRPQN_X1M_A9TL
       LATRPQN_X2M_A9TL
       LATRPQN_X3M_A9TL
       LATRPQN_X4M_A9TL
       LATRQ_X0P5M_A9TL
       LATRQ_X1M_A9TL
       LATRQ_X2M_A9TL
       LATRQ_X3M_A9TL
       LATSPQ_X0P5M_A9TL
       LATSPQ_X1M_A9TL
       LATSPQ_X2M_A9TL
       LATSPQ_X3M_A9TL
       LATSQN_X0P5M_A9TL
       LATSQN_X1M_A9TL
       LATSQN_X2M_A9TL
       LATSQN_X3M_A9TL
       LATSQN_X4M_A9TL
       M2SDFFQN_X0P5M_A9TL
       M2SDFFQN_X1M_A9TL
       M2SDFFQN_X2M_A9TL
       M2SDFFQN_X3M_A9TL
       M2SDFFQ_X0P5M_A9TL
       M2SDFFQ_X1M_A9TL
       M2SDFFQ_X2M_A9TL
       M2SDFFQ_X3M_A9TL
       M2SDFFQ_X4M_A9TL
       MX2_X0P5B_A9TL
       MX2_X1P4B_A9TL
       MX2_X6B_A9TL
       MXGL2_X0P5B_A9TL
       MXGL2_X0P7B_A9TL
       MXGL2_X1B_A9TL
       MXGL2_X1P4B_A9TL
       MXGL2_X2B_A9TL
       MXGL2_X3B_A9TL
       MXGL2_X4B_A9TL
       MXGL2_X6B_A9TL
       MXIT4_X0P5M_A9TL
       MXIT4_X0P7M_A9TL
       MXIT4_X1M_A9TL
       MXIT4_X1P4M_A9TL
       MXIT4_X2M_A9TL
       MXIT4_X3M_A9TL
       MXT2_X0P5B_A9TL
       MXT2_X0P7B_A9TL
       MXT2_X1M_A9TL
       MXT2_X2B_A9TL
       MXT2_X3B_A9TL
       MXT2_X4B_A9TL
       MXT2_X6B_A9TL
       MXT4_X0P5M_A9TL
       MXT4_X0P7M_A9TL
       MXT4_X1M_A9TL
       MXT4_X1P4M_A9TL
       MXT4_X2M_A9TL
       MXT4_X3M_A9TL
       NAND2B_X0P7M_A9TL
       NAND2B_X1M_A9TL
       NAND2XB_X0P5M_A9TL
       NAND2_X0P5B_A9TL
       NAND2_X0P5M_A9TL
       NAND2_X0P7B_A9TL
       NAND2_X0P7M_A9TL
       NAND2_X1B_A9TL
       NAND2_X1M_A9TL
       NAND2_X1P4M_A9TL
       NAND2_X2A_A9TL
       NAND2_X2B_A9TL
       NAND2_X3A_A9TL
       NAND2_X3B_A9TL
       NAND2_X4A_A9TL
       NAND2_X4B_A9TL
       NAND2_X6A_A9TL
       NAND2_X6B_A9TL
       NAND2_X8A_A9TL
       NAND2_X8B_A9TL
       NAND3B_X0P5M_A9TL
       NAND3B_X0P7M_A9TL
       NAND3B_X1P4M_A9TL
       NAND3XXB_X0P5M_A9TL
       NAND3XXB_X1P4M_A9TL
       NAND4BB_X0P5M_A9TL
       NAND4B_X0P5M_A9TL
       NAND4B_X0P7M_A9TL
       NAND4B_X1M_A9TL
       NAND4B_X1P4M_A9TL
       NAND4B_X4M_A9TL
       NAND4XXXB_X0P5M_A9TL
       NAND4XXXB_X0P7M_A9TL
       NAND4XXXB_X1P4M_A9TL
       NAND4XXXB_X2M_A9TL
       NAND4XXXB_X4M_A9TL
       NAND4_X0P5M_A9TL
       NOR2B_X0P5M_A9TL
       NOR2_X0P5M_A9TL
       NOR2_X0P7A_A9TL
       NOR2_X0P7B_A9TL
       NOR2_X1B_A9TL
       NOR2_X1P4A_A9TL
       NOR2_X8M_A9TL
       NOR3BB_X0P5M_A9TL
       NOR3_X0P5M_A9TL
       NOR3_X0P7A_A9TL
       NOR4BB_X0P5M_A9TL
       NOR4BB_X0P7M_A9TL
       OA1B2_X0P5M_A9TL
       OA1B2_X1M_A9TL
       OA211_X0P5M_A9TL
       OA211_X6M_A9TL
       OA21B_X0P5M_A9TL
       OA21B_X0P7M_A9TL
       OA21B_X8M_A9TL
       OA22_X8M_A9TL
       OAI21B_X0P5M_A9TL
       OAI21B_X0P7M_A9TL
       OAI221_X0P5M_A9TL
       OAI221_X0P7M_A9TL
       OAI221_X1M_A9TL
       OAI221_X1P4M_A9TL
       OAI221_X2M_A9TL
       OAI221_X3M_A9TL
       OAI221_X4M_A9TL
       OAI22BB_X0P5M_A9TL
       OAI31_X0P5M_A9TL
       OR2_X0P5B_A9TL
       OR2_X0P7B_A9TL
       OR2_X11B_A9TL
       OR2_X6B_A9TL
       OR3_X6M_A9TL
       OR3_X8M_A9TL
       OR4_X0P5M_A9TL
       OR4_X0P7M_A9TL
       OR4_X1P4M_A9TL
       OR6_X0P5M_A9TL
       OR6_X0P7M_A9TL
       OR6_X1M_A9TL
       OR6_X1P4M_A9TL
       OR6_X2M_A9TL
       OR6_X3M_A9TL
       OR6_X4M_A9TL
       POSTICG_X0P5B_A9TL
       POSTICG_X0P6B_A9TL
       POSTICG_X0P7B_A9TL
       POSTICG_X0P8B_A9TL
       POSTICG_X11B_A9TL
       POSTICG_X13B_A9TL
       POSTICG_X16B_A9TL
       POSTICG_X1B_A9TL
       POSTICG_X1P2B_A9TL
       POSTICG_X1P4B_A9TL
       POSTICG_X1P7B_A9TL
       POSTICG_X2B_A9TL
       POSTICG_X2P5B_A9TL
       POSTICG_X3B_A9TL
       POSTICG_X3P5B_A9TL
       POSTICG_X4B_A9TL
       POSTICG_X5B_A9TL
       POSTICG_X6B_A9TL
       POSTICG_X7P5B_A9TL
       POSTICG_X9B_A9TL
       PREICG_X0P5B_A9TL
       PREICG_X0P6B_A9TL
       PREICG_X0P7B_A9TL
       PREICG_X0P8B_A9TL
       PREICG_X11B_A9TL
       PREICG_X13B_A9TL
       PREICG_X16B_A9TL
       PREICG_X1B_A9TL
       PREICG_X1P2B_A9TL
       PREICG_X1P4B_A9TL
       PREICG_X1P7B_A9TL
       PREICG_X2B_A9TL
       PREICG_X2P5B_A9TL
       PREICG_X3B_A9TL
       PREICG_X3P5B_A9TL
       PREICG_X4B_A9TL
       PREICG_X5B_A9TL
       PREICG_X6B_A9TL
       PREICG_X7P5B_A9TL
       PREICG_X9B_A9TL
       RF1R1WS_X1M_A9TL
       RF1R1WS_X1P4M_A9TL
       RF1R1WS_X2M_A9TL
       RF1R2WS_X1M_A9TL
       RF1R2WS_X1P4M_A9TL
       RF1R2WS_X2M_A9TL
       RF2R1WS_X1M_A9TL
       RF2R1WS_X1P4M_A9TL
       RF2R1WS_X2M_A9TL
       RF2R2WS_X1M_A9TL
       RF2R2WS_X1P4M_A9TL
       RF2R2WS_X2M_A9TL
       SDFFNQ_X1M_A9TL
       SDFFNQ_X2M_A9TL
       SDFFNQ_X3M_A9TL
       SDFFNRPQ_X1M_A9TL
       SDFFNRPQ_X2M_A9TL
       SDFFNRPQ_X3M_A9TL
       SDFFNSQ_X1M_A9TL
       SDFFNSQ_X2M_A9TL
       SDFFNSQ_X3M_A9TL
       SDFFNSRPQ_X1M_A9TL
       SDFFNSRPQ_X2M_A9TL
       SDFFNSRPQ_X3M_A9TL
       SDFFQN_X0P5M_A9TL
       SDFFQN_X1M_A9TL
       SDFFQN_X2M_A9TL
       SDFFQN_X3M_A9TL
       SDFFQ_X0P5M_A9TL
       SDFFQ_X1M_A9TL
       SDFFQ_X2M_A9TL
       SDFFQ_X3M_A9TL
       SDFFQ_X4M_A9TL
       SDFFRPQN_X0P5M_A9TL
       SDFFRPQN_X1M_A9TL
       SDFFRPQN_X2M_A9TL
       SDFFRPQN_X3M_A9TL
       SDFFRPQ_X0P5M_A9TL
       SDFFRPQ_X1M_A9TL
       SDFFRPQ_X2M_A9TL
       SDFFRPQ_X3M_A9TL
       SDFFRPQ_X4M_A9TL
       SDFFSQN_X0P5M_A9TL
       SDFFSQN_X1M_A9TL
       SDFFSQN_X2M_A9TL
       SDFFSQN_X3M_A9TL
       SDFFSQ_X0P5M_A9TL
       SDFFSQ_X1M_A9TL
       SDFFSQ_X2M_A9TL
       SDFFSQ_X3M_A9TL
       SDFFSQ_X4M_A9TL
       SDFFSRPQ_X0P5M_A9TL
       SDFFSRPQ_X1M_A9TL
       SDFFSRPQ_X2M_A9TL
       SDFFSRPQ_X3M_A9TL
       SDFFSRPQ_X4M_A9TL
       SDFFYQ_X1M_A9TL
       SDFFYQ_X2M_A9TL
       SDFFYQ_X3M_A9TL
       SDFFYQ_X4M_A9TL
       TIELO_X1M_A9TL
       XNOR3_X0P5M_A9TL
       XNOR3_X0P7M_A9TL
       XNOR3_X1M_A9TL
       XNOR3_X1P4M_A9TL
       XNOR3_X2M_A9TL
       XNOR3_X3M_A9TL
       XNOR3_X4M_A9TL
       XOR3_X0P5M_A9TL
       XOR3_X0P7M_A9TL
       XOR3_X1M_A9TL
       XOR3_X1P4M_A9TL
       XOR3_X3M_A9TL
       XOR3_X4M_A9TL

Warning-[AOUP] Attempt to override undefined parameter
TESTBED.v, 107
  Attempting to override undefined parameter "FLOAT_PRECISION", will ignore 
  it.


Warning-[AOUP] Attempt to override undefined parameter
TESTBED.v, 107
  Attempting to override undefined parameter "logn", will ignore it.

TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
FFT_SYN.v, 392911
FFT, "ADDH_X1P4M_A9TL U216761( .A (n390729),  .B (n426855),  .CO (n390731));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 58984
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 58989
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_R == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 59089
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 59094
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_R == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 59194
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 59199
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_R == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65129
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65181
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65233
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65285
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65337
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65389
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65441
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65493
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65545
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65597
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65649
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65701
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65753
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65805
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65857
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65909
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 65961
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 66013
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84637
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84638
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI == 1'b1),
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84639
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84640
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84825
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84826
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI == 1'b1),
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84827
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 84828
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85013
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85014
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI == 1'b1),
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85015
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85016
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85209
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85210
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85211
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85212
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_SE_AND_NOT_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85397
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85398
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85399
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85400
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_SE_AND_NOT_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85585
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85586
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85587
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85588
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_SE_AND_NOT_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85840
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85841
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI_AND_SN ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85842
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85843
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85868
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85869
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85870
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 85871
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_NOT_R_AND_SE_AND_NOT_SI ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86203
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86204
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI_AND_SN ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86205
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86206
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86231
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86232
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86233
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86234
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_NOT_R_AND_SE_AND_NOT_SI ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86566
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86567
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI_AND_SN ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86568
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86569
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86594
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86595
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86596
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_rvt_neg.v, 86597
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_NOT_R_AND_SE_AND_NOT_SI ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 58984
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 58989
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_R == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 59089
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 59094
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_R == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 59194
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 59199
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_R == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65129
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65181
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65233
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65285
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65337
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dR, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65389
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65441
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65493
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65545
  The below duplicate timing check will be disabled:
  $recrem(posedge RN, negedge G &&& (ENABLE_D == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dRN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65597
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65649
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65701
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65753
  The below duplicate timing check will be disabled:
  $recrem(negedge S, negedge G &&& (ENABLE_NOT_D == 1'b1), 1.0000000000000000,
  0.50000000000000000, NOTIFIER, , , dS, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65805
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65857
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65909
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 65961
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 66013
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge G &&& (ENABLE_NOT_D == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dG);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84637
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84638
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI == 1'b1),
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84639
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84640
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84825
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84826
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI == 1'b1),
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84827
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 84828
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85013
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85014
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI == 1'b1),
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85015
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85016
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85209
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85210
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85211
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85212
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_SE_AND_NOT_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85397
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85398
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85399
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85400
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_SE_AND_NOT_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85585
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85586
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_NOT_SE_AND_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85587
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_NOT_SI == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85588
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_SE_AND_NOT_SI == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85840
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85841
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI_AND_SN ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85842
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85843
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85868
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85869
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85870
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 85871
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_NOT_R_AND_SE_AND_NOT_SI ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86203
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86204
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI_AND_SN ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86205
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86206
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86231
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86232
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86233
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86234
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_NOT_R_AND_SE_AND_NOT_SI ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86566
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_NOT_D_AND_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86567
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_NOT_SI_AND_SN ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86568
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_NOT_SE_AND_SI_AND_SN == 
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86569
  The below duplicate timing check will be disabled:
  $recrem(negedge R, negedge CKN &&& (ENABLE_D_AND_SE_AND_SI_AND_SN == 1'b1), 
  1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dR, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86594
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86595
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_NOT_SE_AND_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86596
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& 
  (ENABLE_NOT_D_AND_NOT_R_AND_SE_AND_NOT_SI == 1'b1), 1.0000000000000000, 
  0.50000000000000000, NOTIFIER, , , dSN, dCKN);


Warning-[DDTC] Duplicate Timing Check is disabled
../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v, 86597
  The below duplicate timing check will be disabled:
  $recrem(posedge SN, negedge CKN &&& (ENABLE_D_AND_NOT_R_AND_SE_AND_NOT_SI ==
  1'b1), 1.0000000000000000, 0.50000000000000000, NOTIFIER, , , dSN, dCKN);


   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "FFT_SYN.sdf"
   ***    Annotation scope: TESTBED.u_FFT
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Thu Jul 24 18:22:35 2025


SDF Info: +pulse_r/100, +pulse_e/100 in effect

Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613221
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_7_do_im_reg_31_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613242
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_5_do_re_reg_5_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613263
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_8_u_DELAY_BUFFER_buf_re_reg_0__55_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613284
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_6_mult_d_re_reg_reg_60_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613305
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_8_u_DELAY_BUFFER_buf_re_reg_0__53_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613326
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_7_mult_d_re_reg_reg_56_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613347
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_4_mult_d_re_reg_reg_29_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613368
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_2_mult_d_re_reg_reg_61_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613389
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_7_do_re_reg_13_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      

All future warnings not reported; use +sdfverbose to report them.

Warning-[SDFCOM_CFTC] Cannot find timing check 
FFT_SYN.sdf, 6613410
module: DFFRPQ_X3M_A9TL, "instance: TESTBED.u_FFT.u_stage_6_mult_d_re_reg_reg_58_"
  SDF Warning: Cannot find timing check $hold(posedge CK &&& 
  (ENABLE_D==1'h1),negedge R,...)
      


          Total errors: 0
          Total warnings: 38258
   ***    SDF annotation completed: Thu Jul 24 18:22:42 2025



Warning-[DRTZ] Detect delay value roundoff to 0
  Delay from design or SDF file roundoff to 0 based on timescale
  Please use switch -diag timescale to dump detailed information.

Starting vcs inline pass...

Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

2291 modules and 11 UDPs read.
recompiling module TESTBED
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/home/daniel_kuo/Falcon/hardware/fft/03_GATE/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/a/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _21258_archive_1.so _21749_archive_1.so \
_prev_archive_1.so _cuarc0.so objs/udps/gSqMj.o objs/udps/AubIW.o objs/udps/D2wHf.o \
objs/udps/U7Vwg.o objs/udps/CjLsY.o objs/udps/vCfas.o objs/udps/V6gPN.o objs/udps/sk4QJ.o \
objs/udps/i2VqJ.o objs/udps/exIG1.o objs/udps/WTP7v.o  SIM_l.o      rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs /usr/cad/synopsys/verdi/2022.06/share/PLI/VCS/linux64/pli.a   \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/daniel_kuo/Falcon/hardware/fft/03_GATE/csrc'
Command: /home/daniel_kuo/Falcon/hardware/fft/03_GATE/./simv +v2k -a vcs.log +define+GATE +neg_tchk
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Jul 24 18:23 2025
Doing SDF annotation ...... Done

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_44__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_46__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_52__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_53__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_92__9_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_110__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_112__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_1__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_2__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_3__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_4__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_5__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_6__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_7__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_8__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_9__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_10__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_11__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_12__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_39__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_40__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_41__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_42__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_43__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_45__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_47__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_48__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_49__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_50__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_51__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_55__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_56__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_57__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_58__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_59__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_60__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_61__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_62__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_63__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_64__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_65__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_66__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_67__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_68__6_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_73__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_77__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_78__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_78__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_79__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_80__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_80__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_81__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_81__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_82__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_82__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_83__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_83__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_84__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_84__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_84__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_85__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_85__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_85__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_86__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_86__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_86__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_87__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_87__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_88__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_88__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_89__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_89__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_90__9_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_90__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_91__9_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_91__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_93__9_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_95__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_96__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_97__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_98__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_98__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_99__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_99__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_100__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_100__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_100__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_101__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_101__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_101__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_102__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_102__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_102__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_103__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_103__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_103__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_104__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_104__4_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_104__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_105__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_105__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_106__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_106__5_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_106__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_107__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_107__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_108__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_108__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_109__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_109__25_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_110__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_111__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_113__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_124__2_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_126__38_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_0__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59996: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_127__38_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9244,  : 10202, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_15__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_16__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_17__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_18__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_1__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_1__1_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_2__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_3__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_4__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_6__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_7__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_8__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_9__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_10__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_11__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_29__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_32__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_33__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_34__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_35__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_36__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_37__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_38__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_39__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_40__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_41__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_42__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_43__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_44__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_48__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_49__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_50__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_51__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_52__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_53__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_58__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_59__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_60__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_61__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_62__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_63__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_64__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_65__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_65__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_66__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_67__32_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_67__60_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_67__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_68__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_69__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_70__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_71__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_72__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_73__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_74__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_75__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_76__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_76__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_77__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_77__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_78__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_79__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_80__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_81__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_81__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_100__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_101__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_102__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_103__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_103__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_104__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_105__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_106__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_107__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_107__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_110__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_111__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_112__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_113__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_114__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_115__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_116__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_117__59_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_122__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_123__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_124__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_125__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_126__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_127__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_0__1_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_0__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9397,  : 10277, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_40__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_41__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_42__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_43__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_46__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_47__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_48__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_49__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_50__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_51__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_52__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_53__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_54__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_55__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_56__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_56__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_57__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_58__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_58__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_59__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_67__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_68__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_69__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_70__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_71__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_72__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_73__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_74__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_75__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_78__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_79__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_79__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_80__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_81__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_82__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_83__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_84__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_109__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10278, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_46__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_47__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_48__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_49__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_50__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_51__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_52__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_53__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_54__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_115__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_116__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_117__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_118__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_119__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_120__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_121__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9415,  : 10320, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_33__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_34__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_35__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_36__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_37__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_38__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_39__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_40__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_41__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_42__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_43__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_44__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_45__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_54__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_55__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_56__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_57__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_58__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_59__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_60__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_60__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_61__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_61__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_62__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_62__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_63__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_64__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_65__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_66__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_67__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_68__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_69__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9412,  : 10321, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_72__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_76__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_77__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_89__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_13__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_69__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_70__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_71__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_73__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_74__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_75__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_78__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_79__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_80__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_81__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_82__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_83__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_87__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_88__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_90__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_91__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_92__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_92__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_93__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_93__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_94__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_94__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_95__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_95__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_96__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_96__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_97__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_97__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_98__36_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_98__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_99__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_100__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_101__35_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9777,  : 10601, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_29__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_0__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_1__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_1__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_1__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_2__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_2__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_2__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_3__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_3__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_3__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_4__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_4__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_4__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_5__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_5__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_5__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_6__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_6__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_6__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_7__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_7__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_7__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_8__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_8__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_9__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_9__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_10__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_11__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_12__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_13__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_14__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_15__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_16__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_17__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_18__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_19__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_20__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_21__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_22__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_23__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_24__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_25__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_26__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_27__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_28__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_30__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_31__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_32__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_43__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_44__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_44__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_59__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_60__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_60__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_61__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_62__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_63__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_63__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_64__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_64__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_65__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_65__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_66__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_66__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_67__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_67__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_68__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_69__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_70__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_71__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_72__39_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_83__40_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_106__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_107__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_108__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_109__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_110__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_111__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_112__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_113__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_114__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_116__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_117__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_118__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_119__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_120__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_121__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_121__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_122__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_122__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_123__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_123__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_124__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_124__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_125__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_125__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_125__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_126__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_126__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_126__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_0__34_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_127__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_0__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_lvt_neg.v", 60057: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_127__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):9967,  : 10703, limit: 1000 );


"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_29__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_10__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_22__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_23__62_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_28__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_30__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_31__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_32__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_33__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_34__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_35__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_36__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_37__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_38__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_39__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_45__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_61__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_62__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_63__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_64__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_65__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_66__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_82__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_83__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_84__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_85__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_86__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_87__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_88__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_89__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_90__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_100__33_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10019,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_11__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59935: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_124__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_12__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_13__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_14__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_15__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_16__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_17__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_18__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_19__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_20__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_21__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_22__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_23__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_re_reg_24__0_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

"../03_GATE/TSMC40/sc9_cln40g_base_hvt_neg.v", 59874: Timing violation in TESTBED.u_FFT.u_stage_1_u_DELAY_BUFFER.buf_im_reg_123__63_
    $width( posedge R &&& (ENABLE_NOT_CK_AND_NOT_D == 1'b1):10021,  : 10767, limit: 1000 );

PASS PATTERN NO.   1,  280 CYCLES
PASS PATTERN NO.   2,  280 CYCLES
PASS PATTERN NO.   3,  280 CYCLES
PASS PATTERN NO.   4,  280 CYCLES
PASS PATTERN NO.   5,  280 CYCLES
PASS PATTERN NO.   6,  280 CYCLES
PASS PATTERN NO.   7,  280 CYCLES
PASS PATTERN NO.   8,  280 CYCLES
PASS PATTERN NO.   9,  280 CYCLES
PASS PATTERN NO.  10,  280 CYCLES
PASS PATTERN NO.  11,  280 CYCLES
PASS PATTERN NO.  12,  280 CYCLES
PASS PATTERN NO.  13,  280 CYCLES
PASS PATTERN NO.  14,  280 CYCLES
PASS PATTERN NO.  15,  280 CYCLES
PASS PATTERN NO.  16,  280 CYCLES
PASS PATTERN NO.  17,  280 CYCLES
PASS PATTERN NO.  18,  280 CYCLES
PASS PATTERN NO.  19,  280 CYCLES
PASS PATTERN NO.  20,  280 CYCLES
PASS PATTERN NO.  21,  280 CYCLES
PASS PATTERN NO.  22,  280 CYCLES
PASS PATTERN NO.  23,  280 CYCLES
PASS PATTERN NO.  24,  280 CYCLES
PASS PATTERN NO.  25,  280 CYCLES
PASS PATTERN NO.  26,  280 CYCLES
PASS PATTERN NO.  27,  280 CYCLES
PASS PATTERN NO.  28,  280 CYCLES
PASS PATTERN NO.  29,  280 CYCLES
PASS PATTERN NO.  30,  280 CYCLES
PASS PATTERN NO.  31,  280 CYCLES
PASS PATTERN NO.  32,  280 CYCLES
PASS PATTERN NO.  33,  280 CYCLES
PASS PATTERN NO.  34,  280 CYCLES
PASS PATTERN NO.  35,  280 CYCLES
PASS PATTERN NO.  36,  280 CYCLES
PASS PATTERN NO.  37,  280 CYCLES
PASS PATTERN NO.  38,  280 CYCLES
PASS PATTERN NO.  39,  280 CYCLES
PASS PATTERN NO.  40,  280 CYCLES
PASS PATTERN NO.  41,  280 CYCLES
PASS PATTERN NO.  42,  280 CYCLES
PASS PATTERN NO.  43,  280 CYCLES
PASS PATTERN NO.  44,  280 CYCLES
PASS PATTERN NO.  45,  280 CYCLES
PASS PATTERN NO.  46,  280 CYCLES
PASS PATTERN NO.  47,  280 CYCLES
PASS PATTERN NO.  48,  280 CYCLES
PASS PATTERN NO.  49,  280 CYCLES
PASS PATTERN NO.  50,  280 CYCLES
PASS PATTERN NO.  51,  280 CYCLES
PASS PATTERN NO.  52,  280 CYCLES
PASS PATTERN NO.  53,  280 CYCLES
PASS PATTERN NO.  54,  280 CYCLES
PASS PATTERN NO.  55,  280 CYCLES
PASS PATTERN NO.  56,  280 CYCLES
PASS PATTERN NO.  57,  280 CYCLES
PASS PATTERN NO.  58,  280 CYCLES
PASS PATTERN NO.  59,  280 CYCLES
PASS PATTERN NO.  60,  280 CYCLES
PASS PATTERN NO.  61,  280 CYCLES
PASS PATTERN NO.  62,  280 CYCLES
PASS PATTERN NO.  63,  280 CYCLES
PASS PATTERN NO.  64,  280 CYCLES
PASS PATTERN NO.  65,  280 CYCLES
PASS PATTERN NO.  66,  280 CYCLES
PASS PATTERN NO.  67,  280 CYCLES
PASS PATTERN NO.  68,  280 CYCLES
PASS PATTERN NO.  69,  280 CYCLES
PASS PATTERN NO.  70,  280 CYCLES
PASS PATTERN NO.  71,  280 CYCLES
PASS PATTERN NO.  72,  280 CYCLES
PASS PATTERN NO.  73,  280 CYCLES
PASS PATTERN NO.  74,  280 CYCLES
PASS PATTERN NO.  75,  280 CYCLES
PASS PATTERN NO.  76,  280 CYCLES
PASS PATTERN NO.  77,  280 CYCLES
PASS PATTERN NO.  78,  280 CYCLES
PASS PATTERN NO.  79,  280 CYCLES
PASS PATTERN NO.  80,  280 CYCLES
PASS PATTERN NO.  81,  280 CYCLES
PASS PATTERN NO.  82,  280 CYCLES
PASS PATTERN NO.  83,  280 CYCLES
PASS PATTERN NO.  84,  280 CYCLES
PASS PATTERN NO.  85,  280 CYCLES
PASS PATTERN NO.  86,  280 CYCLES
PASS PATTERN NO.  87,  280 CYCLES
PASS PATTERN NO.  88,  280 CYCLES
PASS PATTERN NO.  89,  280 CYCLES
PASS PATTERN NO.  90,  280 CYCLES
PASS PATTERN NO.  91,  280 CYCLES
PASS PATTERN NO.  92,  280 CYCLES
PASS PATTERN NO.  93,  280 CYCLES
PASS PATTERN NO.  94,  280 CYCLES
PASS PATTERN NO.  95,  280 CYCLES
PASS PATTERN NO.  96,  280 CYCLES
PASS PATTERN NO.  97,  280 CYCLES
PASS PATTERN NO.  98,  280 CYCLES
PASS PATTERN NO.  99,  280 CYCLES
PASS PATTERN NO. 100,  280 CYCLES
PASS PATTERN NO. 101,  280 CYCLES
PASS PATTERN NO. 102,  280 CYCLES
PASS PATTERN NO. 103,  280 CYCLES
PASS PATTERN NO. 104,  280 CYCLES
PASS PATTERN NO. 105,  280 CYCLES
PASS PATTERN NO. 106,  280 CYCLES
PASS PATTERN NO. 107,  280 CYCLES
PASS PATTERN NO. 108,  280 CYCLES
PASS PATTERN NO. 109,  280 CYCLES
PASS PATTERN NO. 110,  280 CYCLES
PASS PATTERN NO. 111,  280 CYCLES
PASS PATTERN NO. 112,  280 CYCLES
PASS PATTERN NO. 113,  280 CYCLES
PASS PATTERN NO. 114,  280 CYCLES
PASS PATTERN NO. 115,  280 CYCLES
PASS PATTERN NO. 116,  280 CYCLES
PASS PATTERN NO. 117,  280 CYCLES
PASS PATTERN NO. 118,  280 CYCLES
PASS PATTERN NO. 119,  280 CYCLES
PASS PATTERN NO. 120,  280 CYCLES
PASS PATTERN NO. 121,  280 CYCLES
PASS PATTERN NO. 122,  280 CYCLES
PASS PATTERN NO. 123,  280 CYCLES
PASS PATTERN NO. 124,  280 CYCLES
PASS PATTERN NO. 125,  280 CYCLES
PASS PATTERN NO. 126,  280 CYCLES
PASS PATTERN NO. 127,  280 CYCLES
PASS PATTERN NO. 128,  280 CYCLES
PASS PATTERN NO. 129,  280 CYCLES
PASS PATTERN NO. 130,  280 CYCLES
PASS PATTERN NO. 131,  280 CYCLES
PASS PATTERN NO. 132,  280 CYCLES
PASS PATTERN NO. 133,  280 CYCLES
PASS PATTERN NO. 134,  280 CYCLES
PASS PATTERN NO. 135,  280 CYCLES
PASS PATTERN NO. 136,  280 CYCLES
PASS PATTERN NO. 137,  280 CYCLES
PASS PATTERN NO. 138,  280 CYCLES
PASS PATTERN NO. 139,  280 CYCLES
PASS PATTERN NO. 140,  280 CYCLES
PASS PATTERN NO. 141,  280 CYCLES
PASS PATTERN NO. 142,  280 CYCLES
PASS PATTERN NO. 143,  280 CYCLES
PASS PATTERN NO. 144,  280 CYCLES
PASS PATTERN NO. 145,  280 CYCLES
PASS PATTERN NO. 146,  280 CYCLES
PASS PATTERN NO. 147,  280 CYCLES
PASS PATTERN NO. 148,  280 CYCLES
PASS PATTERN NO. 149,  280 CYCLES
PASS PATTERN NO. 150,  280 CYCLES
PASS PATTERN NO. 151,  280 CYCLES
PASS PATTERN NO. 152,  280 CYCLES
PASS PATTERN NO. 153,  280 CYCLES
PASS PATTERN NO. 154,  280 CYCLES
PASS PATTERN NO. 155,  280 CYCLES
PASS PATTERN NO. 156,  280 CYCLES
PASS PATTERN NO. 157,  280 CYCLES
PASS PATTERN NO. 158,  280 CYCLES
PASS PATTERN NO. 159,  280 CYCLES
PASS PATTERN NO. 160,  280 CYCLES
PASS PATTERN NO. 161,  280 CYCLES
PASS PATTERN NO. 162,  280 CYCLES
PASS PATTERN NO. 163,  280 CYCLES
PASS PATTERN NO. 164,  280 CYCLES
PASS PATTERN NO. 165,  280 CYCLES
PASS PATTERN NO. 166,  280 CYCLES
PASS PATTERN NO. 167,  280 CYCLES
PASS PATTERN NO. 168,  280 CYCLES
PASS PATTERN NO. 169,  280 CYCLES
PASS PATTERN NO. 170,  280 CYCLES
PASS PATTERN NO. 171,  280 CYCLES
PASS PATTERN NO. 172,  280 CYCLES
PASS PATTERN NO. 173,  280 CYCLES
PASS PATTERN NO. 174,  280 CYCLES
PASS PATTERN NO. 175,  280 CYCLES
PASS PATTERN NO. 176,  280 CYCLES
PASS PATTERN NO. 177,  280 CYCLES
PASS PATTERN NO. 178,  280 CYCLES
PASS PATTERN NO. 179,  280 CYCLES
PASS PATTERN NO. 180,  280 CYCLES
PASS PATTERN NO. 181,  280 CYCLES
PASS PATTERN NO. 182,  280 CYCLES
PASS PATTERN NO. 183,  280 CYCLES
PASS PATTERN NO. 184,  280 CYCLES
PASS PATTERN NO. 185,  280 CYCLES
PASS PATTERN NO. 186,  280 CYCLES
PASS PATTERN NO. 187,  280 CYCLES
PASS PATTERN NO. 188,  280 CYCLES
PASS PATTERN NO. 189,  280 CYCLES
PASS PATTERN NO. 190,  280 CYCLES
PASS PATTERN NO. 191,  280 CYCLES
PASS PATTERN NO. 192,  280 CYCLES
PASS PATTERN NO. 193,  280 CYCLES
PASS PATTERN NO. 194,  280 CYCLES
PASS PATTERN NO. 195,  280 CYCLES
PASS PATTERN NO. 196,  280 CYCLES
PASS PATTERN NO. 197,  280 CYCLES
PASS PATTERN NO. 198,  280 CYCLES
PASS PATTERN NO. 199,  280 CYCLES
PASS PATTERN NO. 200,  280 CYCLES
PASS PATTERN NO. 201,  280 CYCLES
PASS PATTERN NO. 202,  280 CYCLES
PASS PATTERN NO. 203,  280 CYCLES
PASS PATTERN NO. 204,  280 CYCLES
PASS PATTERN NO. 205,  280 CYCLES
PASS PATTERN NO. 206,  280 CYCLES
PASS PATTERN NO. 207,  280 CYCLES
PASS PATTERN NO. 208,  280 CYCLES
PASS PATTERN NO. 209,  280 CYCLES
PASS PATTERN NO. 210,  280 CYCLES
PASS PATTERN NO. 211,  280 CYCLES
PASS PATTERN NO. 212,  280 CYCLES
PASS PATTERN NO. 213,  280 CYCLES
PASS PATTERN NO. 214,  280 CYCLES
PASS PATTERN NO. 215,  280 CYCLES
PASS PATTERN NO. 216,  280 CYCLES
PASS PATTERN NO. 217,  280 CYCLES
PASS PATTERN NO. 218,  280 CYCLES
PASS PATTERN NO. 219,  280 CYCLES
PASS PATTERN NO. 220,  280 CYCLES
PASS PATTERN NO. 221,  280 CYCLES
PASS PATTERN NO. 222,  280 CYCLES
PASS PATTERN NO. 223,  280 CYCLES
PASS PATTERN NO. 224,  280 CYCLES
PASS PATTERN NO. 225,  280 CYCLES
PASS PATTERN NO. 226,  280 CYCLES
PASS PATTERN NO. 227,  280 CYCLES
PASS PATTERN NO. 228,  280 CYCLES
PASS PATTERN NO. 229,  280 CYCLES
PASS PATTERN NO. 230,  280 CYCLES
PASS PATTERN NO. 231,  280 CYCLES
PASS PATTERN NO. 232,  280 CYCLES
PASS PATTERN NO. 233,  280 CYCLES
PASS PATTERN NO. 234,  280 CYCLES
PASS PATTERN NO. 235,  280 CYCLES
--------------------------------------------------------------------
                         Congratulations!                           
                  You have passed all patterns!                     
                  Your execution cycles = 65800 cycles                
                  Your clock period = 2.1 ns                       
                  Total Latency = 138180.0 ns                           
--------------------------------------------------------------------
$finish called from file "PATTERN.v", line 1397.
$finish at simulation time            266050050
           V C S   S i m u l a t i o n   R e p o r t 
Time: 266050050 ps
CPU Time:   6334.670 seconds;       Data structure size: 144.5Mb
Thu Jul 24 20:08:43 2025
CPU time: 40.956 seconds to compile + 7.015 seconds to elab + .893 seconds to link + 6334.685 seconds in simulation
