0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/devin/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/devin/final_project/final_project.srcs/sim_1/imports/Downloads/timer_tb.sv,1606170739,systemVerilog,,,,timer_tb,,,,,,,,
C:/Users/devin/final_project/final_project.srcs/sources_1/imports/Downloads/timer.sv,1606170127,systemVerilog,,C:/Users/devin/final_project/final_project.srcs/sim_1/imports/Downloads/timer_tb.sv,,timer,,,,,,,,
