Partition Merge report for Lab3_BL
Thu Nov 15 17:40:52 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Modified Assignments
  6. Partition Merge Rapid Recompile Table of Changed Logic Entities
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Thu Nov 15 17:40:52 2018           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; Lab3_BL                                         ;
; Top-level Entity Name           ; lab3_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 531 / 32,070 ( 2 % )                            ;
; Total registers                 ; 820                                             ;
; Total pins                      ; 31 / 457 ( 7 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 61,440 / 4,065,280 ( 2 % )                      ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 100.00% (287 / 287)            ; 100.00% (287 / 287)           ;       ;
; sld_hub:auto_hub               ; Engaged                ; 96.21% (305 / 317)             ; 62.78% (199 / 317)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 85.95% (1248 / 1452)           ; 78.58% (1141 / 1452)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (43 / 43)              ; 100.00% (43 / 43)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                                                                                                                                                                                           ;
+------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Modified Assignments                     ; Target               ; Previous Value                                                                                                                         ; Current Value                                                                                                                ;
+------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[17]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[19]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[22]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[23]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[24]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[27]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[29]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; --                                                                                                                                     ; crc[30]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; --                                                                                                                                     ; crc[21]                                                                                                                      ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; --                                                                                                                                     ; crc[28]                                                                                                                      ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_INVERSION_MASK_LENGTH=105                                                                                                ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_STATE_FLOW_USE_GENERATED=1                                                                                               ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_STATE_BITS=2                                                                                                             ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_STATE_FLOW_MGR_ENTITY=sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c                                                ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_BUFFER_FULL_STOP=0                                                                                                       ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; --                                                                                                                                     ; SLD_CURRENT_RESOURCE_WIDTH=0                                                                                                 ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; crc[21]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|gnd ; crc[28]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[17]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[19]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[22]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[23]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[24]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[27]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[29]                                                                                                                                ; --                                                                                                                           ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; auto_signaltap_0|vcc ; crc[30]                                                                                                                                ; --                                                                                                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --                                                                                                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_INVERSION_MASK_LENGTH=115                                                                                                          ; --                                                                                                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                         ; --                                                                                                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_STATE_BITS=11                                                                                                                      ; --                                                                                                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_BUFFER_FULL_STOP=1                                                                                                                 ; --                                                                                                                           ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                      ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                           ; --                                                                                                                           ;
+------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                               ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub             ; 25                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; 125                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c784:auto_generated                                                                                                                                           ; 60                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; 46                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; 44                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; 13                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; 12                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; 8                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_pi31:auto_generated|sld_reserved_Lab3_BL_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                   ; 6                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; 2                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                   ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; clk_50               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50~input                                                                   ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst~input                                                                      ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst~input                                                                      ; N/A     ;
; vga_b[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[0]                                                     ; N/A     ;
; vga_b[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[0]                                                     ; N/A     ;
; vga_b[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[1]                                                     ; N/A     ;
; vga_b[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[1]                                                     ; N/A     ;
; vga_b[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[2]                                                     ; N/A     ;
; vga_b[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[2]                                                     ; N/A     ;
; vga_b[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[3]                                                     ; N/A     ;
; vga_b[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[3]                                                     ; N/A     ;
; vga_b[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[4]                                                     ; N/A     ;
; vga_b[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[4]                                                     ; N/A     ;
; vga_b[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[5]                                                     ; N/A     ;
; vga_b[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[5]                                                     ; N/A     ;
; vga_b[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[6]                                                     ; N/A     ;
; vga_b[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[6]                                                     ; N/A     ;
; vga_b[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[7]                                                     ; N/A     ;
; vga_b[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_b[7]                                                     ; N/A     ;
; vga_blank            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_blank                                                  ; N/A     ;
; vga_blank            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_blank                                                  ; N/A     ;
; vga_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; vga_clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_clk:inst7|vga_clk_0002:vga_clk_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; vga_g[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[0]                                                     ; N/A     ;
; vga_g[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[0]                                                     ; N/A     ;
; vga_g[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[1]                                                     ; N/A     ;
; vga_g[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[1]                                                     ; N/A     ;
; vga_g[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[2]                                                     ; N/A     ;
; vga_g[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[2]                                                     ; N/A     ;
; vga_g[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[3]                                                     ; N/A     ;
; vga_g[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[3]                                                     ; N/A     ;
; vga_g[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[4]                                                     ; N/A     ;
; vga_g[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[4]                                                     ; N/A     ;
; vga_g[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[5]                                                     ; N/A     ;
; vga_g[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[5]                                                     ; N/A     ;
; vga_g[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[6]                                                     ; N/A     ;
; vga_g[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[6]                                                     ; N/A     ;
; vga_g[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[7]                                                     ; N/A     ;
; vga_g[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_g[7]                                                     ; N/A     ;
; vga_hs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_hsr                                                    ; N/A     ;
; vga_hs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_hsr                                                    ; N/A     ;
; vga_r[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[0]                                                     ; N/A     ;
; vga_r[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[0]                                                     ; N/A     ;
; vga_r[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[1]                                                     ; N/A     ;
; vga_r[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[1]                                                     ; N/A     ;
; vga_r[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[2]                                                     ; N/A     ;
; vga_r[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[2]                                                     ; N/A     ;
; vga_r[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[3]                                                     ; N/A     ;
; vga_r[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[3]                                                     ; N/A     ;
; vga_r[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[4]                                                     ; N/A     ;
; vga_r[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[4]                                                     ; N/A     ;
; vga_r[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[5]                                                     ; N/A     ;
; vga_r[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[5]                                                     ; N/A     ;
; vga_r[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[6]                                                     ; N/A     ;
; vga_r[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[6]                                                     ; N/A     ;
; vga_r[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[7]                                                     ; N/A     ;
; vga_r[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_blank:inst6|vga_r[7]                                                     ; N/A     ;
; vga_sync             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_sync                                                   ; N/A     ;
; vga_sync             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_sync                                                   ; N/A     ;
; vga_vs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_vsr                                                    ; N/A     ;
; vga_vs               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_controller:inst|vga_vsr                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                         ;
+-----------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                              ; Partition ; Type          ; Location           ; Status                                      ;
+-----------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                   ;           ;               ;                    ;                                             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                   ;           ;               ;                    ;                                             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                   ;           ;               ;                    ;                                             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                   ;           ;               ;                    ;                                             ;
; clk_50                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk_50                     ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- clk_50~input               ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                   ;           ;               ;                    ;                                             ;
; rst                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- rst                        ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- rst~input                  ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[0]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[0]                   ; Top       ; Output Pad    ; IOPAD_X40_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[0]~output            ; Top       ; Output Buffer ; IOOBUF_X40_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[1]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[1]                   ; Top       ; Output Pad    ; IOPAD_X28_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[1]~output            ; Top       ; Output Buffer ; IOOBUF_X28_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[2]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[2]                   ; Top       ; Output Pad    ; IOPAD_X20_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[2]~output            ; Top       ; Output Buffer ; IOOBUF_X20_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[3]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[3]                   ; Top       ; Output Pad    ; IOPAD_X36_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[3]~output            ; Top       ; Output Buffer ; IOOBUF_X36_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[4]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[4]                   ; Top       ; Output Pad    ; IOPAD_X28_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[4]~output            ; Top       ; Output Buffer ; IOOBUF_X28_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[5]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[5]                   ; Top       ; Output Pad    ; IOPAD_X36_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[5]~output            ; Top       ; Output Buffer ; IOOBUF_X36_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[6]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[6]                   ; Top       ; Output Pad    ; IOPAD_X40_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[6]~output            ; Top       ; Output Buffer ; IOOBUF_X40_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_b[7]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_b[7]                   ; Top       ; Output Pad    ; IOPAD_X32_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_b[7]~output            ; Top       ; Output Buffer ; IOOBUF_X32_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_blank                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_blank                  ; Top       ; Output Pad    ; IOPAD_X6_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_blank~output           ; Top       ; Output Buffer ; IOOBUF_X6_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_clk                           ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_clk                    ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- vga_clk~output             ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[0]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[0]                   ; Top       ; Output Pad    ; IOPAD_X4_Y81_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[0]~output            ; Top       ; Output Buffer ; IOOBUF_X4_Y81_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[1]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[1]                   ; Top       ; Output Pad    ; IOPAD_X4_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[1]~output            ; Top       ; Output Buffer ; IOOBUF_X4_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[2]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[2]                   ; Top       ; Output Pad    ; IOPAD_X20_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[2]~output            ; Top       ; Output Buffer ; IOOBUF_X20_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[3]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[3]                   ; Top       ; Output Pad    ; IOPAD_X6_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[3]~output            ; Top       ; Output Buffer ; IOOBUF_X6_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[4]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[4]                   ; Top       ; Output Pad    ; IOPAD_X10_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[4]~output            ; Top       ; Output Buffer ; IOOBUF_X10_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[5]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[5]                   ; Top       ; Output Pad    ; IOPAD_X10_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[5]~output            ; Top       ; Output Buffer ; IOOBUF_X10_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[6]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[6]                   ; Top       ; Output Pad    ; IOPAD_X18_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[6]~output            ; Top       ; Output Buffer ; IOOBUF_X18_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_g[7]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_g[7]                   ; Top       ; Output Pad    ; IOPAD_X18_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_g[7]~output            ; Top       ; Output Buffer ; IOOBUF_X18_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_hs                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_hs                     ; Top       ; Output Pad    ; IOPAD_X36_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_hs~output              ; Top       ; Output Buffer ; IOOBUF_X36_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[0]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[0]                   ; Top       ; Output Pad    ; IOPAD_X40_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[0]~output            ; Top       ; Output Buffer ; IOOBUF_X40_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[1]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[1]                   ; Top       ; Output Pad    ; IOPAD_X38_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[1]~output            ; Top       ; Output Buffer ; IOOBUF_X38_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[2]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[2]                   ; Top       ; Output Pad    ; IOPAD_X26_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[2]~output            ; Top       ; Output Buffer ; IOOBUF_X26_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[3]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[3]                   ; Top       ; Output Pad    ; IOPAD_X38_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[3]~output            ; Top       ; Output Buffer ; IOOBUF_X38_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[4]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[4]                   ; Top       ; Output Pad    ; IOPAD_X36_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[4]~output            ; Top       ; Output Buffer ; IOOBUF_X36_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[5]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[5]                   ; Top       ; Output Pad    ; IOPAD_X22_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[5]~output            ; Top       ; Output Buffer ; IOOBUF_X22_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[6]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[6]                   ; Top       ; Output Pad    ; IOPAD_X22_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[6]~output            ; Top       ; Output Buffer ; IOOBUF_X22_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_r[7]                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_r[7]                   ; Top       ; Output Pad    ; IOPAD_X26_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_r[7]~output            ; Top       ; Output Buffer ; IOOBUF_X26_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_sync                          ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_sync                   ; Top       ; Output Pad    ; IOPAD_X28_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_sync~output            ; Top       ; Output Buffer ; IOOBUF_X28_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; vga_vs                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- vga_vs                     ; Top       ; Output Pad    ; IOPAD_X34_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- vga_vs~output              ; Top       ; Output Buffer ; IOOBUF_X34_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                   ;           ;               ;                    ;                                             ;
; ~QUARTUS_CREATED_GND~1            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                   ;           ;               ;                    ;                                             ;
+-----------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 556                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 415                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 74                       ;
;     -- 5 input functions                    ; 56                       ;
;     -- 4 input functions                    ; 51                       ;
;     -- <=3 input functions                  ; 232                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 820                      ;
;                                             ;                          ;
; I/O pins                                    ; 31                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 61440                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- Fractional PLLs                      ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 465                      ;
; Total fan-out                               ; 5558                     ;
; Average fan-out                             ; 3.30                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 30           ; 2048         ; 30           ; 61440 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Nov 15 17:40:47 2018
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off Lab3_BL -c Lab3_BL --merge=on --recompile=on
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1152 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1080 logic cells
    Info (21064): Implemented 30 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5176 megabytes
    Info: Processing ended: Thu Nov 15 17:40:53 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


